From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.5 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED,USER_AGENT_MUTT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8E84AC43218 for ; Fri, 26 Apr 2019 09:34:39 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 49D592077B for ; Fri, 26 Apr 2019 09:34:39 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="fYX8MUKG" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 49D592077B Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=arm.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-riscv-bounces+infradead-linux-riscv=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=aKfJLWDmJ0qeK2kDNkYy0zMzkztnL2iUhWvCYKKmNu8=; b=fYX8MUKGAvzAlM ih6BWjdIOdPcaZdacGYjGoAorN0ncKz7qnbRouUFKI3OOcnbfzCFc5tL2vI3siT82vBBmu7njTkSG OgHIDxJqQcSp0lU3jxka+r/DCFJIqcQ+hn7PT4RyhYuAP7/kk/YrioDbTgJacEygKIB8PPD3CVI+t R1TrXUMMnySUVTjLyXViSKiTn7v3u/8Uc7kV8YLley2gexSQVKLhEjblUDjJmzRhX6ryB4Y8ZnC7B Bj+1KuvsZ8ZHZFopw7DjqWWG3dJU3kD+l90H6yN6R2ekwSg+BK1bh/n8XXpSu20x2Q6474dDaQn/6 KWCmfiXLUXWdDbBuIO8g==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1hJxFa-0004gj-5G; Fri, 26 Apr 2019 09:34:34 +0000 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70] helo=foss.arm.com) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1hJxFX-0004N2-HK for linux-riscv@lists.infradead.org; Fri, 26 Apr 2019 09:34:33 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 069A3A78; Fri, 26 Apr 2019 02:34:24 -0700 (PDT) Received: from e107155-lin (e107155-lin.cambridge.arm.com [10.1.196.42]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 015AF3F5AF; Fri, 26 Apr 2019 02:34:21 -0700 (PDT) Date: Fri, 26 Apr 2019 10:34:14 +0100 From: Sudeep Holla To: Yash Shah Subject: Re: [PATCH 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller Message-ID: <20190426093358.GA28309@e107155-lin> References: <1556171696-7741-1-git-send-email-yash.shah@sifive.com> <1556171696-7741-2-git-send-email-yash.shah@sifive.com> <20190425101318.GA8469@e107155-lin> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.9.4 (2018-02-28) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190426_023431_591181_E554678D X-CRM114-Status: GOOD ( 19.72 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, aou@eecs.berkeley.edu, Palmer Dabbelt , linux-kernel@vger.kernel.org, Sudeep Holla , Sachin Ghadi , robh+dt@kernel.org, Paul Walmsley , linux-riscv@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" Errors-To: linux-riscv-bounces+infradead-linux-riscv=archiver.kernel.org@lists.infradead.org On Fri, Apr 26, 2019 at 11:20:17AM +0530, Yash Shah wrote: > On Thu, Apr 25, 2019 at 3:43 PM Sudeep Holla wrote: > > > > On Thu, Apr 25, 2019 at 11:24:55AM +0530, Yash Shah wrote: > > > Add device tree bindings for SiFive FU540 L2 cache controller driver > > > > > > Signed-off-by: Yash Shah > > > --- > > > .../devicetree/bindings/riscv/sifive-l2-cache.txt | 53 ++++++++++++++++++++++ > > > 1 file changed, 53 insertions(+) > > > create mode 100644 Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt > > > > > > diff --git a/Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt b/Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt > > > new file mode 100644 > > > index 0000000..15132e2 > > > --- /dev/null > > > +++ b/Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt > > > @@ -0,0 +1,53 @@ > > > +SiFive L2 Cache Controller > > > +-------------------------- > > > +The SiFive Level 2 Cache Controller is used to provide access to fast copies > > > +of memory for masters in a Core Complex. The Level 2 Cache Controller also > > > +acts as directory-based coherency manager. > > > + > > > +Required Properties: > > > +-------------------- > > > +- compatible: Should be "sifive,fu540-c000-ccache" > > > + > > > +- cache-block-size: Specifies the block size in bytes of the cache > > > + > > > +- cache-level: Should be set to 2 for a level 2 cache > > > + > > > +- cache-sets: Specifies the number of associativity sets of the cache > > > + > > > +- cache-size: Specifies the size in bytes of the cache > > > + > > > +- cache-unified: Specifies the cache is a unified cache > > > + > > > +- interrupt-parent: Must be core interrupt controller > > > + > > > +- interrupts: Must contain 3 entries (DirError, DataError and DataFail signals) > > > + > > > +- reg: Physical base address and size of L2 cache controller registers map > > > + > > > +- reg-names: Should be "control" > > > + > > > > It would be good if you mark the properties that are present in DT > > specification and those that are added for sifive,fu540-c000-ccache > > I believe there isn't any property which is added explicitly for > sifive,fu540-c000-ccache. > reg and interrupts are generally optional for normal cache and may be required for cache controller like this. DT specification[1] covers only caches and not cache controllers. -- Regards, Sudeep [1] https://github.com/devicetree-org/devicetree-specification/releases/download/v0.2/devicetree-specification-v0.2.pdf _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv