From: Conor Dooley <mail@conchuod.ie>
To: u.kleine-koenig@pengutronix.de
Cc: conor.dooley@microchip.com, daire.mcnamara@microchip.com,
devicetree@vger.kernel.org, krzysztof.kozlowski+dt@linaro.org,
lee.jones@linaro.org, linux-kernel@vger.kernel.org,
linux-pwm@vger.kernel.org, linux-riscv@lists.infradead.org,
robh+dt@kernel.org, thierry.reding@gmail.com,
Rob Herring <robh@kernel.org>
Subject: [PATCH v7 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells
Date: Thu, 21 Jul 2022 18:21:07 +0100 [thread overview]
Message-ID: <20220721172109.941900-2-mail@conchuod.ie> (raw)
In-Reply-To: <20220721172109.941900-1-mail@conchuod.ie>
From: Conor Dooley <conor.dooley@microchip.com>
corePWM is capable of inverted operation but the binding requires
\#pwm-cells of 2. Expand the binding to support setting the polarity.
Fixes: df77f7735786 ("dt-bindings: pwm: add microchip corepwm binding")
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
---
Documentation/devicetree/bindings/pwm/microchip,corepwm.yaml | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/pwm/microchip,corepwm.yaml b/Documentation/devicetree/bindings/pwm/microchip,corepwm.yaml
index a7fae1772a81..cd8e9a8907f8 100644
--- a/Documentation/devicetree/bindings/pwm/microchip,corepwm.yaml
+++ b/Documentation/devicetree/bindings/pwm/microchip,corepwm.yaml
@@ -30,7 +30,9 @@ properties:
maxItems: 1
"#pwm-cells":
- const: 2
+ enum: [2, 3]
+ description:
+ The only flag supported by the controller is PWM_POLARITY_INVERTED.
microchip,sync-update-mask:
description: |
--
2.37.1
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2022-07-21 17:21 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-21 17:21 [PATCH v7 0/4] Microchip soft ip corePWM driver Conor Dooley
2022-07-21 17:21 ` Conor Dooley [this message]
2022-08-02 7:45 ` [PATCH v7 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells Uwe Kleine-König
2022-07-21 17:21 ` [PATCH v7 2/4] riscv: dts: fix the icicle's #pwm-cells Conor Dooley
2022-08-02 7:43 ` Uwe Kleine-König
2022-07-21 17:21 ` [PATCH v7 3/4] pwm: add microchip soft ip corePWM driver Conor Dooley
2022-08-02 8:46 ` Uwe Kleine-König
2022-08-02 12:34 ` Conor.Dooley
2022-08-05 19:58 ` Uwe Kleine-König
2022-08-05 20:01 ` Conor.Dooley
2022-07-21 17:21 ` [PATCH v7 4/4] MAINTAINERS: add pwm to PolarFire SoC entry Conor Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220721172109.941900-2-mail@conchuod.ie \
--to=mail@conchuod.ie \
--cc=conor.dooley@microchip.com \
--cc=daire.mcnamara@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=lee.jones@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pwm@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=thierry.reding@gmail.com \
--cc=u.kleine-koenig@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).