linux-riscv.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
 messages from 2018-10-02 19:15:43 to 2018-10-13 01:33:07 UTC [more...]

[PATCH 0/4] Add support for fast mremap
 2018-10-13  1:32 UTC  (8+ messages)
` [PATCH 1/4] treewide: remove unused address argument from pte_alloc functions (v2)
` [PATCH 2/4] mm: speed up mremap by 500x on large regions (v2)
` [PATCH 3/4] arm64: select HAVE_MOVE_PMD for faster mremap (v1)
` [PATCH 4/4] x86: "

[PATCH] RISC-V: Add FP register ptrace support for gdb
 2018-10-13  0:56 UTC  (2+ messages)

[PATCH v2 1/2] treewide: remove unused address argument from pte_alloc functions
 2018-10-12 21:40 UTC  (51+ messages)
` [PATCH v2 2/2] mm: speed up mremap by 500x on large regions

[PATCH] RISC-V: Add futex support
 2018-10-12 20:03 UTC  (2+ messages)

RISCV - missing kernel features
 2018-10-12 12:44 UTC  (4+ messages)

[PATCH 0/5] sparsemem support for RISC-V
 2018-10-11 20:21 UTC  (30+ messages)
` [PATCH 1/5] mm/sparse: add common helper to mark all memblocks present
` [PATCH 2/5] ARM: mm: make use of new memblocks_present() helper
` [PATCH 3/5] arm64: "
` [PATCH 4/5] sh: "
` [PATCH 5/5] RISC-V: Implement sparsemem

[RFC 0/4] GPIO & PWM support for HiFive Unleashed
 2018-10-10 14:13 UTC  (28+ messages)
` [RFC 1/4] pwm: sifive: Add DT documentation for SiFive PWM Controller
` [RFC 2/4] pwm: sifive: Add a driver for SiFive SoC PWM
` [RFC 3/4] gpio: sifive: Add DT documentation for SiFive GPIO
` [RFC 4/4] gpio: sifive: Add GPIO driver for SiFive SoCs

[PATCH] RISC-V: remove the unused return_to_handler export
 2018-10-09 17:39 UTC  (5+ messages)

futex_atomic_cmpxchg_inatomic is missing
 2018-10-09 16:15 UTC  (4+ messages)

[PATCH v8 0/5] riscv: Add support to no-FPU systems
 2018-10-09  2:18 UTC  (12+ messages)
` [PATCH v8 1/5] Extract FPU context operations from entry.S
` [PATCH v8 2/5] Refactor FPU code in signal setup/return procedures
` [PATCH v8 3/5] Cleanup ISA string setting
` [PATCH v8 4/5] Allow to disable FPU support
` [PATCH v8 5/5] Auto-detect whether a FPU exists

I've generated for-next
 2018-10-05  0:25 UTC  (2+ messages)

[PATCH] OF: Handle CMDLINE when /chosen node is not present
 2018-10-04 20:42 UTC  (8+ messages)

[GIT PULL] A Single RISC-V Fix for 4.19-rc7
 2018-10-04 16:16 UTC  (4+ messages)

[PATCH v7 0/5] riscv: Add support to no-FPU systems
 2018-10-04  5:30 UTC  (4+ messages)

[PATCH] RISC-V: Update Kconfig to better handle CMDLINE
 2018-10-04 11:32 UTC  (2+ messages)

VirtIO GPU in QEMU
 2018-10-03 17:34 UTC  (3+ messages)

[PATCH v3 5/5] RISC-V: Avoid corrupting the upper 32-bit of phys_addr_t in ioremap
 2018-10-03  3:26 UTC  (4+ messages)

[PATCH v4 0/5] Fix some bugs on RV32 build fail and issue
 2018-10-03  3:10 UTC  (12+ messages)
` [PATCH v4 1/5] RISC-V: Build tishift only on 64-bit
` [PATCH v4 2/5] RISC-V: Add preprocessor directive for swiotlb
` [PATCH v4 3/5] lib: Add umoddi3 and udivmoddi4 of GCC library routines
` [PATCH v4 4/5] RISC-V: Select GENERIC_LIB_UMODDI3 on RV32
` [PATCH v4 5/5] RISC-V: Avoid corrupting the upper 32-bit of phys_addr_t in ioremap

[PATCH v3 3/5] lib: Add umoddi3 and udivmoddi4 of GCC library routines
 2018-10-03  1:39 UTC  (4+ messages)

[GIT PULL] A Single RISC-V Fix for 4.19-rc7
 2018-10-02 19:54 UTC  (2+ messages)

[PATCH v6 00/14] SMP cleanup and new features
 2018-10-02 19:40 UTC  (28+ messages)
` [PATCH v6 03/14] RISC-V: Filter ISA and MMU values in cpuinfo
` [PATCH v6 04/14] RISC-V: Comment on the TLB flush in smp_callin()
` [PATCH v6 05/14] RISC-V: Disable preemption before enabling interrupts
` [PATCH v6 06/14] RISC-V: Provide a cleaner raw_smp_processor_id()
` [PATCH v6 07/14] RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartid
` [PATCH v6 08/14] RISC-V: Rename im_okay_therefore_i_am to found_boot_cpu
` [PATCH v6 09/14] RISC-V: Use mmgrab()
` [PATCH v6 10/14] RISC-V: Use WRITE_ONCE instead of direct access
` [PATCH v6 11/14] RISC-V: Add logical CPU indexing for RISC-V
` [PATCH v6 12/14] RISC-V: Use Linux logical CPU number instead of hartid
` [PATCH v6 13/14] RISC-V: Show CPU ID and Hart ID separately in /proc/cpuinfo
` [PATCH v6 14/14] RISC-V: Show IPI stats

[PATCH v3] RISC-V: Show IPI stats
 2018-10-02 19:18 UTC  (5+ messages)

[PATCH v3] RISC-V: Show IPI stats
 2018-10-02 19:17 UTC  (3+ messages)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).