Linux-RISC-V Archive on lore.kernel.org
 help / color / Atom feed
SBI extension proposal v2
 2018-11-13  1:22 UTC  (65+ messages) - mbox.gz / Atom
` [sw-dev] "

[PATCH 0/2] Fix some issue on RV32
 2018-11-12 17:01 UTC  (12+ messages) - mbox.gz / Atom
` [PATCH 1/2] RISC-V: Request stat64 "
` [PATCH 2/2] RISC-V: Support MODULE_SECTIONS mechanism "

[RFC PATCH] spi: add driver for the SiFive SPI controller
 2018-11-12 14:27 UTC  (2+ messages) - mbox.gz / Atom

[PATCH 0/4] IRQ affinity support in PLIC driver
 2018-11-12 12:33 UTC  (11+ messages) - mbox.gz / Atom
` [PATCH 1/4] irqchip: sifive-plic: Pre-compute context hart base and enable base
` [PATCH 2/4] irqchip: sifive-plic: More flexible plic_irq_toggle()

/proc/cpuinfo shows mmu:sv48, but kernel only support sv39
 2018-11-12  7:01 UTC  (2+ messages) - mbox.gz / Atom

[PATCH] riscv: add S and U modes to ISA string
 2018-11-12  6:29 UTC  (8+ messages) - mbox.gz / Atom

[PATCH] RISC-V: Build flat and compressed kernel images
 2018-11-12  5:55 UTC  (2+ messages) - mbox.gz / Atom

[PATCH] OF: Add a warning in case chosen node is not present
 2018-11-11 21:52 UTC  (4+ messages) - mbox.gz / Atom

[PATCH 00/13] Prepare for PTRACE_GET_SYSCALL_INFO
 2018-11-11 21:21 UTC  (22+ messages) - mbox.gz / Atom
    ` [PATCH 12/13] riscv: define syscall_get_arch()
          ` [PATCH 12/13 v2] "

[RFC 0/4] GPIO & PWM support for HiFive Unleashed
 2018-11-10  5:38 UTC  (9+ messages) - mbox.gz / Atom
` [RFC 1/4] pwm: sifive: Add DT documentation for SiFive PWM Controller

[PATCH] RISC-V: Update Kconfig to better handle CMDLINE
 2018-11-10  1:02 UTC  (2+ messages) - mbox.gz / Atom

SBI extension proposal
 2018-11-09 21:47 UTC  (10+ messages) - mbox.gz / Atom

[PATCH] RISC-V: recognize S/U mode bits in print_isa
 2018-11-09 21:42 UTC  (6+ messages) - mbox.gz / Atom
  ` [PATCH v2] "

[PATCH] RISC-V: Update Kconfig to better handle CMDLINE
 2018-11-09 21:05 UTC  (5+ messages) - mbox.gz / Atom

[PATCH 2/2] tty: serial: add driver for the SiFive UART
 2018-11-09 17:00 UTC  (5+ messages) - mbox.gz / Atom

[RFC 0/2] Add RISC-V cpu topology
 2018-11-09 12:33 UTC  (22+ messages) - mbox.gz / Atom

[RFC 0/3] Unify CPU topology across ARM64 & RISC-V
 2018-11-09  1:50 UTC  (8+ messages) - mbox.gz / Atom
` [RFC 1/3] dt-binding: cpu-topology: Move cpu-map to a common binding
` [RFC 2/3] cpu-topology: Move cpu topology code to common code
` [RFC 3/3] RISC-V: Parse cpu topology during boot

[PATCH] riscv: fix warning in arch/riscv/include/asm/module.h
 2018-11-08 19:32 UTC  (4+ messages) - mbox.gz / Atom

[PATCH v2 0/2] Introduce common code for risc-v sparsemem support
 2018-11-08 19:13 UTC  (6+ messages) - mbox.gz / Atom
` [PATCH v2 1/2] mm: Introduce common STRUCT_PAGE_MAX_SHIFT define

[PATCH v2] riscv: add asm/unistd.h UAPI header
 2018-11-08 19:02 UTC  (2+ messages) - mbox.gz / Atom

[PATCH -next-akpm 0/3] Add support for fast mremap
 2018-11-08 18:12 UTC  (8+ messages) - mbox.gz / Atom
` [PATCH -next-akpm 1/3] mm: treewide: remove unused address argument from pte_alloc functions (v2)
` [PATCH -next-akpm 2/3] mm: speed up mremap by 20x on large regions (v5)
` [PATCH -next-akpm 3/3] mm: select HAVE_MOVE_PMD in x86 for faster mremap

[PATCH] riscv: add asm/unistd.h UAPI header
 2018-11-08 16:57 UTC  (11+ messages) - mbox.gz / Atom

[TECH TOPIC] SoC maintainer group
 2018-11-08 12:00 UTC  (4+ messages) - mbox.gz / Atom

[RFC 0/2] RISC-V: A proposal to add vendor-specific code
 2018-11-08  2:43 UTC  (4+ messages) - mbox.gz / Atom

warning in ./arch/riscv/include/asm/module.h
 2018-11-07 21:12 UTC  (5+ messages) - mbox.gz / Atom

page:   latest

Linux-RISC-V Archive on lore.kernel.org

Archives are clonable:
	git clone --mirror https://lore.kernel.org/linux-riscv/0 linux-riscv/git/0.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 linux-riscv linux-riscv/ https://lore.kernel.org/linux-riscv \
		linux-riscv@lists.infradead.org infradead-linux-riscv@archiver.kernel.org
	public-inbox-index linux-riscv


Newsgroup available over NNTP:
	nntp://nntp.lore.kernel.org/org.infradead.lists.linux-riscv


AGPL code for this site: git clone https://public-inbox.org/ public-inbox