Linux-RISC-V Archive on lore.kernel.org
 help / Atom feed
[PATCH 00/15] introduce generic pte_{alloc,free}_one[_kernel]
 2019-05-03 13:28 UTC  (21+ messages) - mbox.gz / Atom
` [PATCH 01/15] asm-generic, x86: introduce generic pte_{alloc, free}_one[_kernel]
  ` [PATCH 01/15] asm-generic, x86: introduce generic pte_{alloc,free}_one[_kernel]
` [PATCH 02/15] alpha: switch to generic version of pte allocation
` [PATCH 03/15] arm: "
` [PATCH 04/15] arm64: "
` [PATCH 05/15] csky: "
` [PATCH 06/15] hexagon: "
` [PATCH 07/15] m68k: sun3: "
` [PATCH 08/15] mips: "
` [PATCH 09/15] nds32: "
` [PATCH 10/15] nios2: "
` [PATCH 11/15] parisc: "
` [PATCH 12/15] powerpc/nohash/64: "
` [PATCH 13/15] riscv: "
` [PATCH 14/15] um: "
` [PATCH 15/15] unicore32: "

[PATCH v2 0/2] L2 cache controller support for SiFive FU540
 2019-05-03 11:22 UTC  (5+ messages) - mbox.gz / Atom
` [PATCH v2 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller
` [PATCH v2 2/2] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs

[PATCH v4 0/2] clk: add driver for the SiFive FU540 PRCI and PLLs it controls
 2019-05-02 22:11 UTC  (5+ messages) - mbox.gz / Atom
` [PATCH v4 1/2] clk: analogbits: add Wide-Range PLL library
` [PATCH v4 2/2] clk: sifive: add a driver for the SiFive FU540 PRCI IP block

[PATCH v5 0/2] tty: serial: add DT bindings and serial driver for the SiFive FU540 UART
 2019-05-02 18:58 UTC  (14+ messages) - mbox.gz / Atom
` [PATCH v5 1/2] dt-bindings: serial: add documentation for the SiFive UART driver
` [PATCH v5 2/2] tty: serial: add driver for the SiFive UART

[PATCH] EDAC support for SiFive SoCs
 2019-05-02 16:42 UTC  (3+ messages) - mbox.gz / Atom
` [PATCH] edac: sifive: Add EDAC platform driver "

[PATCH v2 0/3] add support for is25wp256 spi-nor device
 2019-05-02  9:56 UTC  (10+ messages) - mbox.gz / Atom
` [PATCH v2 1/3] mtd: spi-nor: add support for is25wp256
` [PATCH v2 2/3] mtd: spi-nor: add support to unlock flash device
` [PATCH v2 3/3] mtd: spi-nor: add locking support for is25xxxxx device

[PATCH 0/2] L2 cache controller support for SiFive FU540
 2019-05-02  9:35 UTC  (13+ messages) - mbox.gz / Atom
` [PATCH 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller
` [PATCH 2/2] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs

[PATCH v4 0/2] Two-stagged initial page table setup
 2019-05-02  5:02 UTC  (3+ messages) - mbox.gz / Atom
` [PATCH v4 1/2] RISC-V: Fix memory reservation in setup_bootmem()
` [PATCH v4 2/2] RISC-V: Setup initial page tables in two stages

[PATCH v11 0/2] PWM support for HiFive Unleashed
 2019-05-02  4:01 UTC  (6+ messages) - mbox.gz / Atom

[PATCH] RISC-V: Add an Image header that boot loader can parse
 2019-05-01 20:32 UTC  (11+ messages) - mbox.gz / Atom

[v2 PATCH] RISC-V: Add a PE/COFF compliant Image header
 2019-05-01 19:56 UTC  - mbox.gz / Atom

lists.infradead.org mailing list memberships reminder
 2019-05-01 12:00 UTC  - mbox.gz / Atom

[PATCH] RISC-V: Avoid using invalid intermediate translations
 2019-05-01  3:19 UTC  (2+ messages) - mbox.gz / Atom

[PATCH] tty: Don't force RISCV SBI console as preferred console
 2019-05-01  0:25 UTC  (8+ messages) - mbox.gz / Atom

[PATCH v6 0/3] Allow accessing CSR using CSR number
 2019-05-01  0:11 UTC  (6+ messages) - mbox.gz / Atom
` [PATCH v6 1/3] RISC-V: Use tabs to align macro values in asm/csr.h
` [PATCH v6 2/3] RISC-V: Add interrupt related SCAUSE defines "
` [PATCH v6 3/3] RISC-V: Access CSRs using CSR numbers

[PATCH v3 1/3] clk: analogbits: add Wide-Range PLL library
 2019-04-30 20:22 UTC  (19+ messages) - mbox.gz / Atom
` [PATCH v3 2/3] dt-bindings: clk: add documentation for the SiFive PRCI driver
` [PATCH v3 3/3] clk: sifive: add a driver for the SiFive FU540 PRCI IP block

[PATCH] riscv: Support non-coherency memory model
 2019-04-30  3:29 UTC  (17+ messages) - mbox.gz / Atom
                          ` [tech-privileged] "

[PATCH v3 1/3] RISC-V: Add RISC-V specific arch_match_cpu_phys_id
 2019-04-30  0:36 UTC  (2+ messages) - mbox.gz / Atom

[PATCH v3 2/3] RISC-V: Implement nosmp commandline option
 2019-04-29 23:50 UTC  (2+ messages) - mbox.gz / Atom

[PATCH] riscv: vdso: drop unnecessary cc-ldoption
 2019-04-29 23:40 UTC  (2+ messages) - mbox.gz / Atom

[PATCH v2 0/3] TLB flush counters
 2019-04-29 21:29 UTC  (6+ messages) - mbox.gz / Atom
` [PATCH v2 1/3] x86: Move DEBUG_TLBFLUSH option
` [PATCH v2 2/3] RISC-V: Enable TLBFLUSH counters for debug kernel
` [PATCH v2 3/3] RISC-V: Update tlb flush counters

[PATCH v3 0/3] TLB flush counters
 2019-04-29 21:27 UTC  (4+ messages) - mbox.gz / Atom
` [PATCH v3 1/3] x86: Move DEBUG_TLBFLUSH option
` [PATCH v3 2/3] RISC-V: Enable TLBFLUSH counters for debug kernel
` [PATCH v3 3/3] RISC-V: Update tlb flush counters

[0/3] TLB flush counters
 2019-04-29 19:52 UTC  (7+ messages) - mbox.gz / Atom
` [1/3] x86: Update DEBUG_TLBFLUSH options description

[PATCH 1/6] arch: riscv: add support for building DTB files from DT source data
 2019-04-29 18:13 UTC  (4+ messages) - mbox.gz / Atom
` [PATCH 2/6] dt-bindings: riscv: sifive: add YAML documentation for the SiFive FU540

[PATCH 3/3] riscv: Add support for libdw
 2019-04-29  8:45 UTC  - mbox.gz / Atom

[PATCH 2/3] riscv: Add support for perf registers sampling
 2019-04-29  8:42 UTC  - mbox.gz / Atom

[PATCH 1/3] riscv: Add perf callchain support
 2019-04-29  8:39 UTC  - mbox.gz / Atom

[PATCH v3 00/11] Provide generic top-down mmap layout functions
 2019-04-28 14:27 UTC  (6+ messages) - mbox.gz / Atom
` [PATCH v3 04/11] arm64, mm: Move generic mmap layout functions to mm

[RFT PATCH v4 0/5] Unify CPU topology across ARM & RISC-V
 2019-04-28  0:25 UTC  (6+ messages) - mbox.gz / Atom
` [RFT PATCH v4 1/5] Documentation: DT: arm: add support for sockets defining package boundaries
` [RFT PATCH v4 2/5] dt-binding: cpu-topology: Move cpu-map to a common binding
` [RFT PATCH v4 3/5] cpu-topology: Move cpu topology code to common code
` [RFT PATCH v4 4/5] arm: Use common cpu_topology structure and functions
` [RFT PATCH v4 5/5] RISC-V: Parse cpu topology during boot

[2/3] RISC-V: Update tlb flush counters
 2019-04-26 18:54 UTC  (3+ messages) - mbox.gz / Atom

[PATCH v3 0/3] clk: add driver for the SiFive FU540 PRCI and PLLs it controls
 2019-04-26 17:17 UTC  (4+ messages) - mbox.gz / Atom

[PATCH 0/7] RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P
 2019-04-26 16:37 UTC  (3+ messages) - mbox.gz / Atom

[RFC][PATCH] RISC-V: Add kexec support
 2019-04-26  3:25 UTC  (5+ messages) - mbox.gz / Atom

misc cleanups v3
 2019-04-25 21:58 UTC  (2+ messages) - mbox.gz / Atom

misc cleanups
 2019-04-25 20:05 UTC  (11+ messages) - mbox.gz / Atom
` [PATCH 1/9] riscv: use asm-generic/extable.h
` [PATCH 7/9] riscv: remove duplicate macros from ptrace.h
` [PATCH 8/9] riscv: print the unexpected interrupt cause
` [PATCH 9/9] riscv: call pm_power_off from machine_halt / machine_power_off

[PATCH v2 2/2] riscv: Introduce huge page support for 32/64bit kernel
 2019-04-25 18:52 UTC  (3+ messages) - mbox.gz / Atom

[PATCH 3/3] riscv/signal: Fixup additional syscall restarting
 2019-04-25 18:11 UTC  (2+ messages) - mbox.gz / Atom

[PATCH v2 1/2] x86, arm64: Move ARCH_WANT_HUGE_PMD_SHARE config in arch/Kconfig
 2019-04-25 17:42 UTC  (2+ messages) - mbox.gz / Atom

[PATCH v4 0/4] Miscellaneous kernel command line fixes
 2019-04-25  9:59 UTC  (8+ messages) - mbox.gz / Atom
` [PATCH 1/4] RISC-V: Add RISC-V specific arch_match_cpu_phys_id
` [PATCH 2/4] RISC-V: Implement nosmp commandline option
` [PATCH 3/4] RISC-V: Support nr_cpus command line option
` [PATCH 4/4] RISC-V: Fix minor checkpatch issues

[PATCH v4 0/3] Allow accessing CSR using CSR number
 2019-04-25  8:17 UTC  (8+ messages) - mbox.gz / Atom
` [PATCH v4 1/3] RISC-V: Use tabs to align macro values in asm/csr.h
` [PATCH v4 2/3] RISC-V: Add interrupt related SCAUSE defines "
` [PATCH v4 3/3] RISC-V: Access CSRs using CSR numbers

[PATCH v5 0/3] Allow accessing CSR using CSR number
 2019-04-25  8:15 UTC  (4+ messages) - mbox.gz / Atom
` [PATCH v5 1/3] RISC-V: Use tabs to align macro values in asm/csr.h
` [PATCH v5 2/3] RISC-V: Add interrupt related SCAUSE defines "
` [PATCH v5 3/3] RISC-V: Access CSRs using CSR numbers

[PATCH v3] RISC-V: Implement ASID allocator
 2019-04-25  5:55 UTC  (7+ messages) - mbox.gz / Atom

[PATCH v3 0/3] Allow accessing CSR using CSR number
 2019-04-25  5:04 UTC  (6+ messages) - mbox.gz / Atom
` [PATCH v3 2/3] RISC-V: Add interrupt related SCAUSE defines in asm/csr.h

[PATCH v3 2/4] RISC-V: Fix memory reservation in setup_bootmem()
 2019-04-24 21:06 UTC  (2+ messages) - mbox.gz / Atom

[PATCH v3 0/3] Miscellaneous kernel command line fixes
 2019-04-24 16:50 UTC  (4+ messages) - mbox.gz / Atom
` [PATCH v3 1/3] RISC-V: Add RISC-V specific arch_match_cpu_phys_id

[PATCH AUTOSEL 4.19 14/52] riscv: fix accessing 8-byte variable from RV32
 2019-04-24 14:38 UTC  - mbox.gz / Atom

[PATCH AUTOSEL 5.0 20/66] riscv: fix accessing 8-byte variable from RV32
 2019-04-24 14:32 UTC  - mbox.gz / Atom

page:   latest

Linux-RISC-V Archive on lore.kernel.org

Archives are clonable:
	git clone --mirror https://lore.kernel.org/linux-riscv/0 linux-riscv/git/0.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 linux-riscv linux-riscv/ https://lore.kernel.org/linux-riscv \
		linux-riscv@lists.infradead.org infradead-linux-riscv@archiver.kernel.org
	public-inbox-index linux-riscv


Newsgroup available over NNTP:
	nntp://nntp.lore.kernel.org/org.infradead.lists.linux-riscv


AGPL code for this site: git clone https://public-inbox.org/ public-inbox