messages from 2019-08-07 12:28:39 to 2019-08-14 22:21:25 UTC [more...]
[PATCH v4 0/2] [PATCH v2 0/6] sparsemem support for RISC-V
2019-08-14 22:21 UTC (21+ messages)
` [PATCH v4 2/2] RISC-V: Implement sparsemem
[PATCH v2 0/2] riscv: Correct the initialized flow of FP and __fstate_clean()
2019-08-14 22:17 UTC (7+ messages)
` [PATCH v2 1/2] riscv: Correct the initialized flow of FP register
` [PATCH v2 2/2] riscv: Make __fstate_clean() work correctly
[PATCH 0/2] KASAN support for RISC-V
2019-08-14 18:33 UTC (11+ messages)
` [PATCH 1/2] riscv: Add memmove string operation
` [PATCH 2/2] riscv: Add KASAN support
[PATCH 2/3] kbuild: rebuild modules when module linker scripts are updated
2019-08-14 16:06 UTC
RISC-V nommu support v3
2019-08-14 9:06 UTC (27+ messages)
` [PATCH 01/15] irqchip/sifive-plic: set max threshold for ignored handlers
` [PATCH 02/15] riscv: use CSR_SATP instead of the legacy sptbr name in switch_mm
` [PATCH 03/15] riscv: refactor the IPI code
` [PATCH 04/15] riscv: abstract out CSR names for supervisor vs machine mode
` [PATCH 05/15] riscv: improve the default power off implementation
` [PATCH 06/15] riscv: provide a flat entry loader
` [PATCH 07/15] riscv: read the hart ID from mhartid on boot
` [PATCH 08/15] riscv: provide native clint access for M-mode
` [PATCH 09/15] riscv: implement remote sfence.i natively "
` [PATCH 10/15] riscv: poison SBI calls "
` [PATCH 11/15] riscv: don't allow selecting SBI-based drivers "
` [PATCH 12/15] riscv: use the correct interrupt levels "
` [PATCH 13/15] riscv: clear the instruction cache and all registers when booting
` [PATCH 14/15] riscv: add nommu support
` [PATCH 15/15] riscv: disable the EFI PECOFF header for M-mode
[PATCH 0/2] riscv: Correct the initialized flow of FP and __fstate_clean()
2019-08-14 3:51 UTC (13+ messages)
` [PATCH 1/2] riscv: Correct the initialized flow of FP register
` [PATCH 2/2] riscv: Make __fstate_clean() can work correctly
[PATCH 1/2] riscv: rv32_defconfig: Update the defconfig
2019-08-14 2:24 UTC (4+ messages)
` [PATCH 2/2] riscv: defconfig: "
[PATCH AUTOSEL 5.2 120/123] dt-bindings: riscv: fix the schema compatible string for the HiFive Unleashed board
2019-08-14 2:10 UTC
Changing SiFive Unleashed core clock rate on 5.x kernel
2019-08-14 2:09 UTC (3+ messages)
[PATCH] RISC-V: Issue a local tlb flush if possible
2019-08-14 1:49 UTC (13+ messages)
[PATCH] riscv: fix flush_tlb_range() end address for flush_tlb_page()
2019-08-13 21:03 UTC (3+ messages)
[PATCH] riscv: Using CSR numbers to access CSRs
2019-08-13 19:59 UTC (5+ messages)
` [PATCH v2] "
` [PATCH v3] "
[PATCH 1/3] macb: bindings doc: update sifive fu540-c000 binding
2019-08-13 18:42 UTC (10+ messages)
` [PATCH 2/3] macb: Update compatibility string for SiFive FU540-C000
` [PATCH 3/3] riscv: dts: Add DT node for SiFive FU540 Ethernet controller driver
RISC-V nommu support v2
2019-08-13 15:40 UTC (6+ messages)
` [PATCH 16/17] riscv: clear the instruction cache and all registers when booting
[PATCH] riscv: dts: sifive: Add missing "clock-frequency" to cpu0/cpu1 nodes
2019-08-13 15:00 UTC (3+ messages)
[PATCH v8 0/4] mtd: spi-nor: add support for is25wp256 spi-nor flash
2019-08-13 12:38 UTC (5+ messages)
` [PATCH v8 1/4] mtd: spi-nor: add support for is25wp256
` [PATCH v8 2/4] mtd: spi-nor: fix nor->addr_width "
` [PATCH v8 3/4] mtd: spi-nor: add support to unlock the flash device
` [PATCH v8 4/4] mtd: spi-nor: add locking support for is25wp256 device
[PATCH] riscv: kbuild: drop CONFIG_RISCV_ISA_C
2019-08-13 6:59 UTC (7+ messages)
[PATCH v2] Documentation: virt: Fix broken reference to virt tree's index
2019-08-12 21:16 UTC (2+ messages)
[v5 PATCH] RISC-V: Fix unsupported isa string info
2019-08-12 15:02 UTC (2+ messages)
[GIT PULL] RISC-V updates for v5.3-rc4
2019-08-10 23:40 UTC (2+ messages)
[PATCH v7 0/4] mtd: spi-nor: add support for is25wp256 spi-nor flash
2019-08-09 14:25 UTC (9+ messages)
` [PATCH v7 1/4] mtd: spi-nor: add support for is25wp256
` [PATCH v7 2/4] mtd: spi-nor: fix nor->addr_width "
` [PATCH v7 4/4] mtd: spi-nor: add locking support for is25wp256 device
[PATCH v6 00/14] Provide generic top-down mmap layout functions
2019-08-09 9:45 UTC (19+ messages)
` [PATCH v6 01/14] mm, fs: Move randomize_stack_top from fs to mm
` [PATCH v6 02/14] arm64: Make use of is_compat_task instead of hardcoding this test
` [PATCH v6 03/14] arm64: Consider stack randomization for mmap base only when necessary
` [PATCH v6 04/14] arm64, mm: Move generic mmap layout functions to mm
` [PATCH v6 05/14] arm64, mm: Make randomization selected by generic topdown mmap layout
` [PATCH v6 06/14] arm: Properly account for stack randomization and stack guard gap
` [PATCH v6 07/14] arm: Use STACK_TOP when computing mmap base address
` [PATCH v6 08/14] arm: Use generic mmap top-down layout and brk randomization
` [PATCH v6 09/14] mips: Properly account for stack randomization and stack guard gap
` [PATCH v6 10/14] mips: Use STACK_TOP when computing mmap base address
` [PATCH v6 11/14] mips: Adjust brk randomization offset to fit generic version
` [PATCH v6 12/14] mips: Replace arch specific way to determine 32bit task with "
` [PATCH v6 13/14] mips: Use generic mmap top-down layout and brk randomization
` [PATCH v6 14/14] riscv: Make mmap allocation top-down by default
[PATCH v4 00/20] KVM RISC-V Support
2019-08-09 9:26 UTC (27+ messages)
` [PATCH v4 02/20] RISC-V: Add bitmap reprensenting ISA features common across CPUs
` [PATCH v4 06/20] RISC-V: KVM: Implement VCPU create, init and destroy functions
` [PATCH v4 07/20] RISC-V: KVM: Implement VCPU interrupts and requests handling
` [PATCH v4 08/20] RISC-V: KVM: Implement KVM_GET_ONE_REG/KVM_SET_ONE_REG ioctls
` [PATCH v4 09/20] RISC-V: KVM: Implement VCPU world-switch
` [PATCH v4 10/20] RISC-V: KVM: Handle MMIO exits for VCPU
` [PATCH v4 11/20] RISC-V: KVM: Handle WFI "
` [PATCH v4 12/20] RISC-V: KVM: Implement VMID allocator
` [PATCH v4 13/20] RISC-V: KVM: Implement stage2 page table programming
` [PATCH v4 14/20] RISC-V: KVM: Implement MMU notifiers
` [PATCH v4 15/20] RISC-V: KVM: Add timer functionality
` [PATCH v4 16/20] RISC-V: KVM: FP lazy save/restore
` [PATCH v4 17/20] RISC-V: KVM: Implement ONE REG interface for FP registers
` [PATCH v4 18/20] RISC-V: KVM: Add SBI v0.1 support
` [PATCH v4 19/20] RISC-V: Enable VIRTIO drivers in RV64 and RV32 defconfig
` [PATCH v4 20/20] RISC-V: KVM: Add MAINTAINERS entry
+ riscv-kbuild-add-virtual-memory-system-selection.patch added to -mm tree
2019-08-08 23:22 UTC
[PATCH] dt-bindings: riscv: remove obsolete cpus.txt
2019-08-08 22:56 UTC (2+ messages)
[PATCH] dt-bindings: riscv: fix the schema compatible string for the HiFive Unleashed board
2019-08-08 22:52 UTC (2+ messages)
[PATCH v2] pci: Kconfig: select PCI_MSI_IRQ_DOMAIN by default on RISC-V
2019-08-08 22:13 UTC (5+ messages)
[PATCH] riscv: move sifive_l2_cache.c to drivers/misc
2019-08-08 8:07 UTC (6+ messages)
[PATCH v3 0/5] Miscellaneous fixes
2019-08-07 17:42 UTC (8+ messages)
` [PATCH v3 3/5] RISC-V: Fix unsupported isa string info
[PATCH] riscv: kbuild: add virtual memory system selection
2019-08-07 16:42 UTC (8+ messages)
[PATCH] Use CSR numbers instead of names
2019-08-07 16:09 UTC (11+ messages)
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).