linux-riscv.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
 messages from 2020-02-14 15:34:03 to 2020-02-28 18:53:54 UTC [more...]

[v2 PATCH] irqchip/sifive-plic: Add support for multiple PLICs
 2020-02-28 18:53 UTC  (4+ messages)

[PATCH] RISC-V: Move all address space definition macros to one place
 2020-02-28 18:23 UTC  (3+ messages)

[PATCH v3 bpf-next] RV32G eBPF JIT
 2020-02-28 14:24 UTC  (6+ messages)

[PATCH] mm/debug: Add tests validating arch page table helpers for core features
 2020-02-28  9:20 UTC  (4+ messages)

[RFC PATCH 0/5] Add UEFI support for RISC-V
 2020-02-28  6:57 UTC  (23+ messages)
` [RFC PATCH 1/5] efi: Move arm-stub to a common file
` [RFC PATCH 2/5] include: pe.h: Add RISC-V related PE definition
` [RFC PATCH 3/5] RISC-V: Define fixmap bindings for generic early ioremap support
` [RFC PATCH 4/5] RISC-V: Add PE/COFF header for EFI stub
` [RFC PATCH 5/5] RISC-V: Add EFI stub support

RISC-V: Fix the build on LLVM-based toolchains
 2020-02-27 23:45 UTC  (8+ messages)
` [PATCH 1/3] RISC-V: Stop relying on GCC's register allocator's hueristics
` [PATCH 2/3] RISC-V: Inline the assembly register save/restore macros
` [PATCH 3/3] RISC-V: Stop using LOCAL for the uaccess fixups

[PATCH 0/2] solve static percpu symbol issue in module and refine code model of module
 2020-02-27 22:30 UTC  (4+ messages)
` [PATCH V2 1/2] riscv: avoid the PIC offset of static percpu data in module beyond 2G limits
` [PATCH V2 2/2] riscv: Change code model of module to medany to improve data accessing

[v1 PATCH 0/5] Add UEFI support for RISC-V
 2020-02-27 22:26 UTC  (6+ messages)
` [v1 PATCH 1/5] efi: Move arm-stub to a common file
` [v1 PATCH 2/5] include: pe.h: Add RISC-V related PE definition
` [v1 PATCH 3/5] RISC-V: Define fixmap bindings for generic early ioremap support
` [v1 PATCH 4/5] RISC-V: Add PE/COFF header for EFI stub
` [v1 PATCH 5/5] RISC-V: Add EFI stub support

[PATCH 00/10] Kendryte k210 SoC boards support
 2020-02-27 19:43 UTC  (29+ messages)
` [PATCH 02/10] riscv: Force flat memory model with no-mmu
` [PATCH 06/10] riscv: Add Kendryte K210 SoC support
` [PATCH 08/10] riscv: Add Kendryte K210 device tree

[PATCH V14] mm/debug: Add tests validating architecture page table helpers
 2020-02-27  4:07 UTC  (10+ messages)

[PATCH v10 00/12] Add support for SBI v0.2 and CPU hotplug
 2020-02-26 22:02 UTC  (13+ messages)
` [PATCH v10 01/12] RISC-V: Mark existing SBI as 0.1 SBI
` [PATCH v10 02/12] RISC-V: Add basic support for SBI v0.2
` [PATCH v10 03/12] RISC-V: Add SBI v0.2 extension definitions
` [PATCH v10 04/12] RISC-V: Introduce a new config for SBI v0.1
` [PATCH v10 05/12] RISC-V: Implement new SBI v0.2 extensions
` [PATCH v10 06/12] RISC-V: Move relocate and few other functions out of __init
` [PATCH v10 07/12] RISC-V: Add cpu_ops and modify default booting method
` [PATCH v10 08/12] RISC-V: Export SBI error to linux error mapping function
` [PATCH v10 09/12] RISC-V: Add SBI HSM extension definitions
` [PATCH v10 10/12] RISC-V: Add supported for ordered booting method using HSM
` [PATCH v10 11/12] RISC-V: Support cpu hotplug
` [PATCH v10 12/12] irqchip/sifive-plic: Initialize the plic handler when cpu comes online

[GIT PULL] RISC-V Fixes for 5.6-rc4
 2020-02-26 19:14 UTC  (4+ messages)
  ` When are my patches getting merged [Was: Re: [GIT PULL] RISC-V Fixes for 5.6-rc4]

[PATCH] riscv: fix seccomp reject syscall code path
 2020-02-23 17:17 UTC  (2+ messages)

[PATCH] kbuild: use KBUILD_DEFCONFIG as the fallback for DEFCONFIG_LIST
 2020-02-21  9:22 UTC  (4+ messages)

[PATCH v9 00/12] Add support for SBI v0.2 and CPU hotplug
 2020-02-21  6:14 UTC  (18+ messages)
` [PATCH v9 01/12] RISC-V: Mark existing SBI as 0.1 SBI
` [PATCH v9 02/12] RISC-V: Add basic support for SBI v0.2
` [PATCH v9 03/12] RISC-V: Add SBI v0.2 extension definitions
` [PATCH v9 04/12] RISC-V: Introduce a new config for SBI v0.1
` [PATCH v9 05/12] RISC-V: Implement new SBI v0.2 extensions
` [PATCH v9 06/12] RISC-V: Move relocate and few other functions out of __init
` [PATCH v9 07/12] RISC-V: Add cpu_ops and modify default booting method
` [PATCH v9 08/12] RISC-V: Export SBI error to linux error mapping function
` [PATCH v9 09/12] RISC-V: Add SBI HSM extension definitions
` [PATCH v9 10/12] RISC-V: Add supported for ordered booting method using HSM
` [PATCH v9 11/12] RISC-V: Support cpu hotplug
` [PATCH v9 12/12] irqchip/sifive-plic: Initialize the plic handler when cpu comes online

[PATCH 01/32] pwm: sun4i: convert to devm_platform_ioremap_resource
 2020-02-20 20:49 UTC  (5+ messages)
` [PATCH 26/32] pwm: mtk-disp: "
` [PATCH 30/32] pwm: hibvt: do some cleanup

[PATCH v2 0/3] riscv: mem= support, ioremap exec fix
 2020-02-20  6:38 UTC  (15+ messages)
` [PATCH v2 1/3] riscv: Add support for mem=
` [PATCH v2 2/3] riscv: End kernel region search in setup_bootmem earlier
` [PATCH v2 3/3] riscv: Fix crash when flushing executable ioremap regions

[PATCH] riscv: Use p*d_leaf macros to define p*d_huge
 2020-02-20  6:12 UTC  (2+ messages)

[PATCH 0/2] solve static percpu symbol issue in module and refine code model of module
 2020-02-20  5:53 UTC  (8+ messages)
` [PATCH 1/2] riscv: avoid the PIC offset of static percpu data in module beyond 2G limits
` [PATCH 2/2] riscv: Change code model of module to medany to improve data accessing

[PATCH v5 0/2] cacheinfo support to read no. of L2 cache ways enabled
 2020-02-20  5:15 UTC  (3+ messages)
` [PATCH v5 1/2] riscv: cacheinfo: Implement cache_get_priv_group with a generic ops structure
` [PATCH v5 2/2] riscv: Add support to determine no. of L2 cache way enabled

[PATCH v8 00/11] Add support for SBI v0.2 and CPU hotplug
 2020-02-20  1:16 UTC  (3+ messages)

[PATCH 01/10] riscv: Fix gitignore
 2020-02-20  0:15 UTC  (2+ messages)

[bug report] GPIO & Hierarchy IRQ support for HiFive Unleashed
 2020-02-19 21:14 UTC  (3+ messages)

[PATCH] RISC-V: Stop putting .sbss in .sdata
 2020-02-19 18:32 UTC  (3+ messages)

[PATCH v3 0/4] New RISC-V Local Interrupt Controller Driver
 2020-02-19 17:15 UTC  (5+ messages)
` [PATCH v3 1/4] RISC-V: self-contained IPI handling routine
` [PATCH v3 2/4] irqchip: RISC-V Per-HART Local Interrupt Controller Driver
` [PATCH v3 3/4] clocksource: timer-riscv: Make timer interrupt as a per-CPU interrupt
` [PATCH v3 4/4] RISC-V: Remove do_IRQ() function

[PATCH] documentation: vm: Advertise support for pte_special in riscv
 2020-02-19  9:41 UTC  (2+ messages)

[PATCH] riscv: force hart_lottery to put in .sdata section
 2020-02-19  8:48 UTC  (3+ messages)

Error on loading some network Kernel modules
 2020-02-19  7:30 UTC  (16+ messages)

[PATCH] riscv: dts: Add GPIO reboot method to HiFive Unleashed DTS file
 2020-02-19  3:49 UTC 

[PATCH] RISC-V: Don't enable all interrupts in trap_init()
 2020-02-19  3:28 UTC  (3+ messages)

[PATCH v2 0/4] QEMU Virt Machine Kconfig option
 2020-02-19  3:22 UTC  (2+ messages)

[PATCH v4 2/2] riscv: Add support to determine no. of L2 cache way enabled
 2020-02-18  6:25 UTC  (3+ messages)

[PATCH 0/8] Support strict kernel memory permissions for security
 2020-02-17  8:32 UTC  (9+ messages)
` [PATCH 1/8] riscv: add ARCH_HAS_SET_MEMORY support
` [PATCH 2/8] riscv: add ARCH_HAS_SET_DIRECT_MAP support
` [PATCH 3/8] riscv: add ARCH_SUPPORTS_DEBUG_PAGEALLOC support
` [PATCH 4/8] riscv: move exception table immediately after RO_DATA
` [PATCH 5/8] riscv: add alignment for text, rodata and data sections
` [PATCH 6/8] riscv: add STRICT_KERNEL_RWX support
` [PATCH 7/8] riscv: add DEBUG_WX support
` [PATCH 8/8] riscv: add two hook functions of ftrace

[PATCH] riscv: Fix range looking for kernel image memblock
 2020-02-17  5:31 UTC  (2+ messages)

[PATCH AUTOSEL 5.4 340/459] EDAC/sifive: Fix return value check in ecc_register()
 2020-02-14 15:59 UTC 

[PATCH AUTOSEL 5.5 394/542] EDAC/sifive: Fix return value check in ecc_register()
 2020-02-14 15:46 UTC 

[PATCH] riscv: Add support for mem=
 2020-02-14 15:33 UTC 


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).