messages from 2022-10-10 18:29:59 to 2022-10-13 21:01:45 UTC [more...]
[PATCH v4 0/2] Make mmap() with PROT_WRITE imply PROT_READ
2022-10-13 21:01 UTC (3+ messages)
[PATCH 0/2] (attempt to) Fix RISC-V toolchain extension support detection
2022-10-13 20:36 UTC (7+ messages)
` [PATCH 1/2] riscv: fix detection of toolchain Zicbom support
` [PATCH 2/2] riscv: fix detection of toolchain Zihintpause support
[PATCH v2] RISC-V: KVM: Fix compilation without RISCV_ISA_ZICBOM
2022-10-13 20:05 UTC (6+ messages)
[PATCH] riscv: enable software resend of irqs
2022-10-13 19:45 UTC (2+ messages)
[PATCH] RISC-V: Re-enable counter access from userspace
2022-10-13 19:45 UTC (2+ messages)
[PATCH v5 0/7] Use composable cache instead of L2 cache
2022-10-13 19:45 UTC (2+ messages)
[PATCH v3] riscv: vdso: fix NULL deference in vdso_join_timens() when vfork
2022-10-13 19:45 UTC (2+ messages)
[PATCH] riscv: enable software resend of irqs
2022-10-13 19:48 UTC (4+ messages)
[linux-stable-rc:linux-4.19.y 3113/3976] drivers/char/random.c:1336: Error: unrecognized opcode `csrs sstatus,s4'
2022-10-13 18:47 UTC
[PATCH AUTOSEL 6.0 20/67] clk: microchip: mpfs: add MSS pll's set & round rate
2022-10-13 17:55 UTC (3+ messages)
[PATCH v2 0/5] Some style cleanups for recent extension additions
2022-10-13 16:58 UTC (2+ messages)
[PATCH v1 0/5] RISC-V Hardware Probing User Interface
2022-10-13 16:35 UTC (6+ messages)
` [PATCH v1 1/5] RISC-V: Add a syscall for HW probing
` [PATCH v1 2/5] RISC-V: hwprobe: Add support for RISCV_HWPROBE_BASE_BEHAVIOR_IMA
` [PATCH v1 3/5] dt-bindings: Add RISC-V misaligned access performance
` [PATCH v1 4/5] RISC-V: hwprobe: Support probing of misaligned accesss performance
` [PATCH v1 5/5] selftests: Test the new RISC-V hwprobe interface
[PATCH 0/8] riscv: improve boot time isa extensions handling
2022-10-13 16:20 UTC (9+ messages)
` [PATCH 1/8] riscv: move riscv_noncoherent_supported() out of ZICBOM probe
` [PATCH 4/8] riscv: cpufeature: extend riscv_cpufeature_patch_func to all ISA extensions
[rft, PATCH v2 00/36] pinctrl: Clean up and add missed headers
2022-10-13 16:05 UTC (72+ messages)
` [PATCH v2 01/36] gpiolib: tegra186: Add missed header(s)
` [PATCH v2 02/36] gpiolib: cdev: "
` [PATCH v2 03/36] media: c8sectpfe: "
` [PATCH v2 04/36] pinctrl: actions: "
` [PATCH v2 05/36] pinctrl: aspeed: "
` [PATCH v2 06/36] pinctrl: at91: "
` [PATCH v2 07/36] pinctrl: axp209: "
` [PATCH v2 08/36] pinctrl: bcm: "
` [PATCH v2 09/36] pinctrl: cygnus-mux: "
` [PATCH v2 10/36] pinctrl: imx: "
` [PATCH v2 11/36] pinctrl: ingenic: "
` [PATCH v2 12/36] pinctrl: k210: "
` [PATCH v2 13/36] pinctrl: lochnagar: "
` [PATCH v2 14/36] pinctrl: mediatek: "
` [PATCH v2 15/36] pinctrl: mvebu: "
` [PATCH v2 16/36] pinctrl: npcm7xx: "
` [PATCH v2 17/36] pinctrl: ocelot: "
` [PATCH v2 18/36] pinctrl: qcom: "
` [PATCH v2 19/36] pinctrl: renesas: "
` [PATCH v2 20/36] pinctrl: samsung: "
` [PATCH v2 21/36] pinctrl: single: "
` [PATCH v2 22/36] pinctrl: spear: "
` [PATCH v2 23/36] pinctrl: sprd: "
` [PATCH v2 24/36] pinctrl: st: "
` [PATCH v2 25/36] pinctrl: starfive: "
` [PATCH v2 26/36] pinctrl: stm32: "
` [PATCH v2 27/36] pinctrl: stmfx: "
` [PATCH v2 28/36] pinctrl: tegra: "
` [PATCH v2 29/36] pinctrl: ti-iodelay: "
` [PATCH v2 30/36] pinctrl: uniphier: "
` [PATCH v2 31/36] pinctrl: zynqmp: "
` [PATCH v2 32/36] pinctrl: cherryview: "
` [PATCH v2 33/36] pinctrl: lynxpoint: "
` [PATCH v2 34/36] pinctrl: merrifield: "
` [PATCH v2 35/36] pinctrl: intel: "
` [PATCH v2 36/36] pinctrl: Clean up headers
[PATCH] RISC-V: KVM: Fix compilation without RISCV_ISA_ZICBOM
2022-10-13 13:44 UTC (6+ messages)
[PATCH v2 0/4] Documentation: RISC-V: patch-acceptance changes
2022-10-13 11:39 UTC (10+ messages)
` [PATCH 1/4] Documentation: RISC-V: Fix a typo in patch-acceptance
` [PATCH 2/4] Documentation: RISC-V: Allow patches for non-standard behavior
` [PATCH 3/4] Documentation: RISC-V: Mention the UEFI Standards
` [PATCH 4/4] Documentation: RISC-V: patch-acceptance: s/implementor/implementer
[PATCH V6 0/6] RISC-V fixups to work with crash tool
2022-10-13 9:26 UTC (6+ messages)
Zwiększenie płynności finansowej
2022-10-13 8:11 UTC
[PATCH v4 0/4] Fix dt-validate issues on qemu dtbdumps due to dt-bindings
2022-10-13 5:15 UTC (2+ messages)
` (subset) "
[PATCH] RISC-V: Avoid dereferening NULL regs in die()
2022-10-13 5:15 UTC (2+ messages)
[PATCH 1/3] Documentation: RISC-V: Fix a typo in patch-acceptance
2022-10-13 4:56 UTC (2+ messages)
[PATCH 3/3] Documentation: RISC-V: Mention the UEFI Standards
2022-10-13 4:56 UTC (2+ messages)
[PATCH 3/3] Documentation: RISC-V: Mention the UEFI Standards
2022-10-13 4:56 UTC (2+ messages)
[PATCH 2/3] Documentation: RISC-V: Allow patches for non-standard behavior
2022-10-13 4:56 UTC (2+ messages)
[PATCH v3] riscv: lib: optimize memcmp with ld insn
2022-10-13 3:23 UTC (2+ messages)
[PATCH AUTOSEL 5.19 20/63] clk: microchip: mpfs: add MSS pll's set & round rate
2022-10-13 0:17 UTC
[PATCH v1 00/30] Basic StarFive JH7110 RISC-V SoC support
2022-10-12 23:05 UTC (24+ messages)
` [PATCH v1 12/30] dt-bindings: reset: Add starfive,jh7110-reset bindings
` [PATCH v1 15/30] clk: starfive: Use regmap APIs to operate registers
` [PATCH v1 17/30] dt-bindings: clock: Add starfive,jh7110-clkgen-sys bindings
` [PATCH v1 20/30] dt-bindings: clock: Add starfive,jh7110-clkgen-aon bindings
` [PATCH v1 30/30] RISC-V: Add StarFive JH7100 and JH7110 SoC Kconfig options
[GIT PULL] Microchip DT for v6.1
2022-10-12 22:07 UTC (2+ messages)
I'm using b4 now
2022-10-12 23:04 UTC
[RFC PATCH 0/2] RZ/G2UL separate out SoC specific parts
2022-10-12 19:00 UTC (4+ messages)
[PATCH v1] riscv: dts: sifive unleashed: Add PWM controlled LEDs
2022-10-12 18:16 UTC (2+ messages)
[PATCH] doc: RISC-V: Document that misaligned accesses are supported
2022-10-12 15:59 UTC (2+ messages)
[PATCH v2] RISC-V: Fix /proc/cpuinfo cpumask warning
2022-10-12 13:41 UTC (6+ messages)
[PATCH v2] riscv: jump_label: mark arguments as const to satisfy asm constraints
2022-10-12 13:28 UTC (3+ messages)
[PATCH v3 0/2] riscv: Support HAVE_ARCH_HUGE_VMAP and HAVE_ARCH_HUGE_VMALLOC
2022-10-12 12:00 UTC (3+ messages)
` [PATCH v3 1/2] riscv: Enable HAVE_ARCH_HUGE_VMAP for 64BIT
` [PATCH v3 2/2] riscv: Enable HAVE_ARCH_HUGE_VMALLOC "
[PATCH v2 0/2] riscv: Support HAVE_ARCH_HUGE_VMAP and HAVE_ARCH_HUGE_VMALLOC
2022-10-12 2:47 UTC (3+ messages)
[PATCH v6 0/2] riscv_pmu_sbi: add support for PMU variant on T-Head C9xx cores
2022-10-11 23:18 UTC (3+ messages)
` [PATCH v6 1/2] RISC-V: Cache SBI vendor values
` [PATCH v6 2/2] drivers/perf: riscv_pmu_sbi: add support for PMU variant on T-Head C9xx cores
[RFC PATCH 0/5] Generic IPI sending tracepoint
2022-10-11 20:41 UTC (10+ messages)
` [RFC PATCH 4/5] irq_work: Trace calls to arch_irq_work_raise()
[GIT PULL 0/2] microchip maintainers updates
2022-10-11 19:40 UTC (6+ messages)
` [GIT PULL 1/2] MAINTAINERS: update polarfire soc clock binding
` [GIT PULL 2/2] dt-bindings: riscv: update microchip.yaml's maintainership
[PATCH] RISC-V: Fix /proc/cpuinfo cpumask warning
2022-10-11 18:23 UTC (2+ messages)
Regression: Fwd: Re: [PATCH] riscv: mmap with PROT_WRITE but no PROT_READ is invalid
2022-10-11 17:18 UTC (3+ messages)
RISC-V Patchwork
2022-10-11 16:07 UTC
[RFC PATCH v2 0/2] AX45MP: Add support to non-coherent DMA
2022-10-11 13:10 UTC (9+ messages)
` [RFC PATCH v2 2/2] soc: renesas: Add L2 cache management for RZ/Five SoC
[PATCH v2] riscv: always honor the CONFIG_CMDLINE_FORCE when parsing dtb
2022-10-11 13:03 UTC (3+ messages)
[PATCH] riscv: mmap with PROT_WRITE but no PROT_READ is invalid
2022-10-11 11:31 UTC (4+ messages)
[PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output
2022-10-11 7:59 UTC (2+ messages)
[PATCH v5 0/2] riscv_pmu_sbi: add support for PMU variant on T-Head C9xx cores
2022-10-11 7:58 UTC (4+ messages)
` [PATCH v5 1/2] RISC-V: Cache SBI vendor values
[PATCH] riscv: jump_label: mark arguments as const to satisfy asm constraints
2022-10-11 7:32 UTC (2+ messages)
[PATCH v2] riscv: fix styling in ucontext header
2022-10-10 20:41 UTC (4+ messages)
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).