linux-riscv.lists.infradead.org archive mirror
 help / color / mirror / Atom feed

diff for duplicates of <CAK8P3a2468O=MVXVaZ8_Vq6DuOYV2iwR98upqpWOH67z9Gh-6Q@mail.gmail.com>

diff --git a/a/1.txt b/N1/1.txt
index 780b914..9a08092 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -41,7 +41,7 @@ problems, so for the (never merged but still kept around as a patchset)
 arm64 ABI, we went the opposite way, and made the syscalls use the
 same ABI as the arm32 mode.
 
->From the experience with both of the above, I'd say if you end up
+From the experience with both of the above, I'd say if you end up
 having to do it, use the same method as arm64, but try to resist
 doing it at all. Unlike arm64 and x86-64, there is no inherent benefit
 to using the 64-bit instruction set (doubled register number etc),
@@ -53,4 +53,9 @@ just two (normal 32-bit and 64-bit).
 If anyone really wants to run 32-bit code, they need a CPU that
 allows switching modes.
 
-       Arnd
\ No newline at end of file
+       Arnd
+
+_______________________________________________
+linux-riscv mailing list
+linux-riscv@lists.infradead.org
+http://lists.infradead.org/mailman/listinfo/linux-riscv
\ No newline at end of file
diff --git a/a/content_digest b/N1/content_digest
index beffa0f..674e9a9 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -5,16 +5,24 @@
   "ref\0mhng-23f94805-b961-4e68-a4c1-7d79b60bd925\@palmer-si-x1c4\0"
 ]
 [
-  "From\0arnd\@arndb.de (Arnd Bergmann)\0"
+  "From\0Arnd Bergmann <arnd\@arndb.de>\0"
 ]
 [
-  "Subject\0[PATCH] riscv: add asm/unistd.h UAPI header\0"
+  "Subject\0Re: [PATCH] riscv: add asm/unistd.h UAPI header\0"
 ]
 [
   "Date\0Thu, 8 Nov 2018 11:30:02 +0100\0"
 ]
 [
-  "To\0linux-riscv\@lists.infradead.org\0"
+  "To\0Palmer Dabbelt <palmer\@sifive.com>\0"
+]
+[
+  "Cc\0Albert Ou <aou\@eecs.berkeley.edu>",
+  " David Abdurachmanov <david.abdurachmanov\@gmail.com>",
+  " Linux Kernel Mailing List <linux-kernel\@vger.kernel.org>",
+  " Marcin Juszkiewicz <marcin.juszkiewicz\@linaro.org>",
+  " linux-riscv\@lists.infradead.org",
+  " Guenter Roeck <linux\@roeck-us.net>\0"
 ]
 [
   "\0000:1\0"
@@ -66,7 +74,7 @@
   "arm64 ABI, we went the opposite way, and made the syscalls use the\n",
   "same ABI as the arm32 mode.\n",
   "\n",
-  ">From the experience with both of the above, I'd say if you end up\n",
+  "From the experience with both of the above, I'd say if you end up\n",
   "having to do it, use the same method as arm64, but try to resist\n",
   "doing it at all. Unlike arm64 and x86-64, there is no inherent benefit\n",
   "to using the 64-bit instruction set (doubled register number etc),\n",
@@ -78,7 +86,12 @@
   "If anyone really wants to run 32-bit code, they need a CPU that\n",
   "allows switching modes.\n",
   "\n",
-  "       Arnd"
+  "       Arnd\n",
+  "\n",
+  "_______________________________________________\n",
+  "linux-riscv mailing list\n",
+  "linux-riscv\@lists.infradead.org\n",
+  "http://lists.infradead.org/mailman/listinfo/linux-riscv"
 ]
 
-c3d6935d4c29f17554e8dbd6701ec7258518fd63bf9873b1ec9638b11c827e99
+30f267269cf55e46383d9d78c2b63481abac594fa334779bad42f3090ea5282c
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).