From: Chen Wang <unicorn_wang@outlook.com>
To: Jisheng Zhang <jszhang@kernel.org>, Chen Wang <unicornxw@gmail.com>
Cc: aou@eecs.berkeley.edu, chao.wei@sophgo.com, conor@kernel.org,
devicetree@vger.kernel.org, guoren@kernel.org,
krzysztof.kozlowski+dt@linaro.org, linux-kernel@vger.kernel.org,
linux-riscv@lists.infradead.org, palmer@dabbelt.com,
paul.walmsley@sifive.com, robh+dt@kernel.org,
xiaoguang.xing@sophgo.com, apatel@ventanamicro.com,
Inochi Amaoto <inochiama@outlook.com>
Subject: Re: [PATCH v4 08/10] riscv: dts: add initial Sophgo SG2042 SoC device tree
Date: Sat, 7 Oct 2023 13:29:59 +0800 [thread overview]
Message-ID: <MA0P287MB0332E0A6BC14C883D795C018FEC8A@MA0P287MB0332.INDP287.PROD.OUTLOOK.COM> (raw)
In-Reply-To: <ZSAbgxZItMsEHfio@xhacker>
On 2023/10/6 22:36, Jisheng Zhang wrote:
> On Wed, Oct 04, 2023 at 11:44:06PM +0800, Chen Wang wrote:
>> From: Chen Wang <unicorn_wang@outlook.com>
>>
>> Milk-V Pioneer motherboard is powered by SG2042.
>>
>> SG2042 is server grade chip with high performance, low power
>> consumption and high data throughput.
>> Key features:
>> - 64 RISC-V cpu cores
>> - 4 cores per cluster, 16 clusters on chip
>> - More info is available at [1].
>>
>> Currently only support booting into console with only uart,
>> other features will be added soon later.
>>
>> Reviewed-by: Guo Ren <guoren@kernel.org>
>> Acked-by: Chao Wei <chao.wei@sophgo.com>
>> Co-developed-by: Xiaoguang Xing <xiaoguang.xing@sophgo.com>
>> Signed-off-by: Xiaoguang Xing <xiaoguang.xing@sophgo.com>
>> Co-developed-by: Inochi Amaoto <inochiama@outlook.com>
>> Signed-off-by: Inochi Amaoto <inochiama@outlook.com>
>> Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
>>
>> Link: https://en.sophgo.com/product/introduce/sg2042.html [1]
>> ---
>> MAINTAINERS | 1 +
>> arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi | 2000 +++++++++++++++++++
>> arch/riscv/boot/dts/sophgo/sg2042.dtsi | 325 +++
>> 3 files changed, 2326 insertions(+)
>> create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi
>> create mode 100644 arch/riscv/boot/dts/sophgo/sg2042.dtsi
>>
>> diff --git a/MAINTAINERS b/MAINTAINERS
>> index 97cb8abcfeee..fedf042e5fb4 100644
>> --- a/MAINTAINERS
>> +++ b/MAINTAINERS
>> @@ -20067,6 +20067,7 @@ SOPHGO DEVICETREES
>> M: Chao Wei <chao.wei@sophgo.com>
>> M: Chen Wang <unicorn_wang@outlook.com>
>> S: Maintained
>> +F: arch/riscv/boot/dts/sophgo/
>> F: Documentation/devicetree/bindings/riscv/sophgo.yaml
>>
>> SOUND
>> diff --git a/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi b/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi
>> new file mode 100644
>> index 000000000000..b136b6c4128c
>> --- /dev/null
>> +++ b/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi
>> @@ -0,0 +1,2000 @@
>> +// SPDX-License-Identifier: (GPL-2.0 OR MIT)
>> +/*
>> + * Copyright (C) 2022 Sophgo Technology Inc. All rights reserved.
>> + */
> ...
>
>> + intc: interrupt-controller@7090000000 {
>> + compatible = "sophgo,sg2042-plic", "thead,c900-plic";
>> + #address-cells = <0>;
>> + #interrupt-cells = <2>;
>> + reg = <0x00000070 0x90000000 0x00000000 0x04000000>;
>> + interrupt-controller;
>> + interrupts-extended =
>> + <&cpu0_intc 0xffffffff>, <&cpu0_intc 9>,
> -1 may not be correct, is machine external interrupt(id: 11) supported?
Just double-checked with sophgo IC engineers, sg2042 plic supports
external interrupt, so 11 should be better, I will try to fix this in v5.
Thanks for your kindly reminder, Jisheng.
>
> Thanks
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2023-10-07 5:47 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-04 15:37 [PATCH v4 00/10] Add Milk-V Pioneer RISC-V board support Chen Wang
2023-10-04 15:38 ` [PATCH v4 01/10] riscv: Add SOPHGO SOC family Kconfig support Chen Wang
2023-10-04 15:40 ` [PATCH v4 02/10] dt-bindings: vendor-prefixes: add milkv/sophgo Chen Wang
2023-10-04 15:42 ` [PATCH v4 03/10] dt-bindings: riscv: add sophgo sg2042 bindings Chen Wang
2023-10-04 15:42 ` [PATCH v4 04/10] dt-bindings: riscv: Add T-HEAD C920 compatibles Chen Wang
2023-10-04 15:42 ` [PATCH v4 05/10] dt-bindings: interrupt-controller: Add Sophgo SG2042 PLIC Chen Wang
2023-10-04 15:43 ` [PATCH v4 06/10] dt-bindings: timer: Add Sophgo sg2042 CLINT timer Chen Wang
2023-10-04 15:43 ` [PATCH v4 07/10] dt-bindings: interrupt-controller: Add Sophgo sg2042 CLINT mswi Chen Wang
2023-10-04 15:44 ` [PATCH v4 08/10] riscv: dts: add initial Sophgo SG2042 SoC device tree Chen Wang
2023-10-06 14:36 ` Jisheng Zhang
2023-10-07 5:29 ` Chen Wang [this message]
2023-10-04 15:44 ` [PATCH v4 09/10] riscv: dts: sophgo: add Milk-V Pioneer board " Chen Wang
2023-10-04 15:44 ` [PATCH v4 10/10] riscv: defconfig: enable SOPHGO SoC Chen Wang
2023-10-06 1:05 ` [PATCH v4 00/10] Add Milk-V Pioneer RISC-V board support Chen Wang
2023-10-06 14:31 ` (subset) " Conor Dooley
2023-10-07 8:07 ` Chen Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=MA0P287MB0332E0A6BC14C883D795C018FEC8A@MA0P287MB0332.INDP287.PROD.OUTLOOK.COM \
--to=unicorn_wang@outlook.com \
--cc=aou@eecs.berkeley.edu \
--cc=apatel@ventanamicro.com \
--cc=chao.wei@sophgo.com \
--cc=conor@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=guoren@kernel.org \
--cc=inochiama@outlook.com \
--cc=jszhang@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=robh+dt@kernel.org \
--cc=unicornxw@gmail.com \
--cc=xiaoguang.xing@sophgo.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).