From: Palmer Dabbelt <palmer@dabbelt.com>
To: ben.dooks@codethink.co.uk, ndesaulniers@google.com, nathan@kernel.org
Cc: abdulras@google.com, Paul Walmsley <paul.walmsley@sifive.com>,
aou@eecs.berkeley.edu, linux-riscv@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH] riscv: avoid enabling vectorized code generation
Date: Fri, 16 Dec 2022 11:54:39 -0800 (PST) [thread overview]
Message-ID: <mhng-d601613f-1c73-48e0-bb06-7f87acd60cfa@palmer-ri-x1c9a> (raw)
In-Reply-To: <39636675da60fc6c54cc8bbab64ddbac@codethink.co.uk>
On Fri, 16 Dec 2022 11:45:21 PST (-0800), ben.dooks@codethink.co.uk wrote:
>
>
> On 2022-12-16 18:50, Saleem Abdulrasool wrote:
>> The compiler is free to generate vectorized operations for zero'ing
>> memory. The kernel does not use the vector unit on RISCV, similar to
>> architectures such as x86 where we use `-mno-mmx` et al to prevent the
>> implicit vectorization. Perform a similar check for
>> `-mno-implicit-float` to avoid this on RISC-V targets.
>
> I'm not sure if we should be emitting either of the vector or floating
> point instrucitons in the kernel without explicitly marking the section
> of code which is using them such as specific accelerator blocks.
Yep, we can't let the compiler just blindly enable V or F/D. V would
very much break things as we have no support, but even when that's in
we'll we at roughly the same spot as F/D are now where we need to handle
the lazy save/restore bits.
This looks like an LLVM-only option, I see at least some handling here
https://github.com/llvm/llvm-project/blob/a72883b7612f5c00b592da85ed2f1fd81258cc08/clang/lib/Driver/ToolChains/Clang.cpp#L2098
but I don't really know LLVM enough to understand if there's some
default for `-mimplicit-float` and I can't find anything in the docs.
If it can be turned on by default and that results in F/D/V instructions
then we'll need to explicitly turn it off, and that would need to be
backported.
Maybe Nick or Nathan knows what's up here?
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2022-12-16 19:54 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-16 18:50 [PATCH] riscv: avoid enabling vectorized code generation Saleem Abdulrasool
2022-12-16 19:05 ` Conor Dooley
2022-12-16 19:45 ` Ben Dooks
2022-12-16 19:54 ` Palmer Dabbelt [this message]
2022-12-16 20:56 ` Saleem Abdulrasool
2022-12-17 2:02 ` Conor Dooley
2022-12-19 15:21 ` Saleem Abdulrasool
2022-12-19 16:51 ` Conor Dooley
2022-12-21 16:17 ` Bin Meng
2022-12-21 17:39 ` Saleem Abdulrasool
2022-12-22 9:40 ` Bin Meng
2022-12-22 15:23 ` Saleem Abdulrasool
2022-12-23 6:57 ` Bin Meng
2022-12-27 15:24 ` Saleem Abdulrasool
2023-02-08 17:56 ` Palmer Dabbelt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=mhng-d601613f-1c73-48e0-bb06-7f87acd60cfa@palmer-ri-x1c9a \
--to=palmer@dabbelt.com \
--cc=abdulras@google.com \
--cc=aou@eecs.berkeley.edu \
--cc=ben.dooks@codethink.co.uk \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=nathan@kernel.org \
--cc=ndesaulniers@google.com \
--cc=paul.walmsley@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).