From: Janosch Frank <frankja@linux.ibm.com>
To: Nico Boehr <nrb@linux.ibm.com>, imbrenda@linux.ibm.com, thuth@redhat.com
Cc: kvm@vger.kernel.org, linux-s390@vger.kernel.org
Subject: Re: [kvm-unit-tests PATCH v1 1/4] s390x: sie: switch to home space mode before entering SIE
Date: Tue, 28 Mar 2023 16:13:04 +0200 [thread overview]
Message-ID: <afcf5186-c3f2-d777-be5f-408318039f2d@linux.ibm.com> (raw)
In-Reply-To: <20230327082118.2177-2-nrb@linux.ibm.com>
On 3/27/23 10:21, Nico Boehr wrote:
> This is to prepare for running guests without MSO/MSL, which is
> currently not possible.
>
> We already have code in sie64a to setup a guest primary ASCE before
> entering SIE, so we can in theory switch to the page tables which
> translate gpa to hpa.
>
> But the host is running in primary space mode already, so changing the
> primary ASCE before entering SIE will also affect the host's code and
> data.
>
> To make this switch useful, the host should run in a different address
> space mode. Hence, set up and change to home address space mode before
> installing the guest ASCE.
>
> The home space ASCE is just copied over from the primary space ASCE, so
> no functional change is intended, also for tests that want to use
> MSO/MSL. If a test intends to use a different primary space ASCE, it can
> now just set the guest.asce in the save_area.
>
[...]
> + /* set up home address space to match primary space */
> + old_cr13 = stctg(13);
> + lctlg(13, stctg(1));
> +
> + /* switch to home space so guest tables can be different from host */
> + psw_mask_set_bits(PSW_MASK_HOME);
> +
> + /* also handle all interruptions in home space while in SIE */
> + lowcore.pgm_new_psw.mask |= PSW_MASK_DAT_HOME;
> + lowcore.ext_new_psw.mask |= PSW_MASK_DAT_HOME;
> + lowcore.io_new_psw.mask |= PSW_MASK_DAT_HOME;
We didn't enable DAT in these two cases as far as I can see so this is
superfluous or we should change the mmu code. Also it's missing the svc
and machine check.
The whole bit manipulation thing looks a bit crude. It might make more
sense to drop into real mode for a few instructions and have a dedicated
storage location for an extended PSW mask and an interrupt ASCE as part
of the interrupt call code instead.
Opinions?
> + mb();
> +
> while (vm->sblk->icptcode == 0) {
> sie64a(vm->sblk, &vm->save_area);
> sie_handle_validity(vm);
> @@ -60,6 +75,17 @@ void sie(struct vm *vm)
> vm->save_area.guest.grs[14] = vm->sblk->gg14;
> vm->save_area.guest.grs[15] = vm->sblk->gg15;
>
> + lowcore.pgm_new_psw.mask &= ~PSW_MASK_HOME;
> + lowcore.ext_new_psw.mask &= ~PSW_MASK_HOME;
> + lowcore.io_new_psw.mask &= ~PSW_MASK_HOME;
> + mb();
> +
> + psw_mask_clear_bits(PSW_MASK_HOME);
> +
> + /* restore the old CR 13 */
> + lctlg(13, old_cr13);
> +
> +
> if (vm->sblk->sdf == 2)
> memcpy(vm->save_area.guest.grs, vm->sblk->pv_grregs,
> sizeof(vm->save_area.guest.grs));
> diff --git a/lib/s390x/sie.h b/lib/s390x/sie.h
> index 147cb0f2a556..0b00fb709776 100644
> --- a/lib/s390x/sie.h
> +++ b/lib/s390x/sie.h
> @@ -284,5 +284,6 @@ void sie_handle_validity(struct vm *vm);
> void sie_guest_sca_create(struct vm *vm);
> void sie_guest_create(struct vm *vm, uint64_t guest_mem, uint64_t guest_mem_len);
> void sie_guest_destroy(struct vm *vm);
> +bool sie_had_pgm_int(struct vm *vm);
>
> #endif /* _S390X_SIE_H_ */
next prev parent reply other threads:[~2023-03-28 14:14 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-27 8:21 [kvm-unit-tests PATCH v1 0/4] s390x: Add support for running guests without MSO/MSL Nico Boehr
2023-03-27 8:21 ` [kvm-unit-tests PATCH v1 1/4] s390x: sie: switch to home space mode before entering SIE Nico Boehr
2023-03-28 14:13 ` Janosch Frank [this message]
2023-03-29 12:50 ` Nico Boehr
2023-03-29 13:00 ` Claudio Imbrenda
2023-03-29 13:42 ` Janosch Frank
2023-03-29 14:58 ` Nico Boehr
2023-03-27 8:21 ` [kvm-unit-tests PATCH v1 2/4] s390x: lib: don't forward PSW when handling exception in SIE Nico Boehr
2023-03-27 8:21 ` [kvm-unit-tests PATCH v1 3/4] s390x: lib: sie: don't reenter SIE on pgm int Nico Boehr
2023-03-28 13:42 ` Janosch Frank
2023-03-28 14:16 ` Nico Boehr
2023-03-28 17:01 ` Claudio Imbrenda
2023-03-29 12:51 ` Nico Boehr
2023-03-27 8:21 ` [kvm-unit-tests PATCH v1 4/4] s390x: add a test for SIE without MSO/MSL Nico Boehr
2023-04-05 19:55 ` Nina Schoetterl-Glausch
2023-04-06 8:01 ` Janosch Frank
2023-04-13 9:43 ` Nico Boehr
2023-04-13 16:33 ` Nina Schoetterl-Glausch
2023-04-14 10:10 ` Nico Boehr
2023-04-14 10:24 ` Nina Schoetterl-Glausch
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=afcf5186-c3f2-d777-be5f-408318039f2d@linux.ibm.com \
--to=frankja@linux.ibm.com \
--cc=imbrenda@linux.ibm.com \
--cc=kvm@vger.kernel.org \
--cc=linux-s390@vger.kernel.org \
--cc=nrb@linux.ibm.com \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).