From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3471CFC6195 for ; Wed, 6 Nov 2019 22:40:30 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 05D2D21882 for ; Wed, 6 Nov 2019 22:40:29 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="aPPPVpnQ" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732798AbfKFWk1 (ORCPT ); Wed, 6 Nov 2019 17:40:27 -0500 Received: from mail-pf1-f195.google.com ([209.85.210.195]:33395 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726817AbfKFWk0 (ORCPT ); Wed, 6 Nov 2019 17:40:26 -0500 Received: by mail-pf1-f195.google.com with SMTP id c184so255949pfb.0; Wed, 06 Nov 2019 14:40:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=o+QHoQpL9L2/rRbIgqQX51I6McRtXowmWcCL1s/Wtxw=; b=aPPPVpnQZqvE9rdMhHxv2gnJ8KbJt26/uzF7PE9BLNpzyCiouF7c/8z/KUGkckCni3 ksV6fbhezBDOFPM0yf4u+TK1FTCnIKGSv9vKndY/i3JpqaGiCDQxAv5Jcw3ziyN0RW/M oE6rRTDBBvKYMxw7v4lSjgOGFaAugENZi3/uYCzSfFy7DSucaVI64NcWXAlfMb/0w+kx PGczvvoX2LtI2UJlzGqPzyGeN6ed6vlCM9kc902vS9nnFee4xqnb6yzu2tDZsqoglntW pjmRDrF8yO1WFDps8L5+NT10AVojaytH03fxuYqjeecCpXhAXAXQyjXPc9kkbtTRp1nK 3/NQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=o+QHoQpL9L2/rRbIgqQX51I6McRtXowmWcCL1s/Wtxw=; b=IjK5kNQSm45LBvMw4ZPAoJr3h1bCL9dMjVZBl6RCwAvn8t4aN8beRraMG8BbLfSEmt 1UzI39lzyZArqIRs6kWgglhwKZK9mWEfwDk+yaBa6eet9OcyAG9ghp+XhA1isbDNI4cO pVwORLZha2yovZh10PY0sjRn7ItxuMDHzewg3aGxEASMMpv/1lWoLMaVcqV4XrDx2yn3 yIQtdwVQeErz04TlObOJ0UC2dZNZaNoUxP126CIC30HQJyPZyRowNgnCAkMLa/p9gJ9d 6U8FaYC2FZKYHMEiNS3hFb+EuAzjmWCa0bWqFqawGdYw0q+HZiLMO4iX31F+Z9/sHnXq RUzQ== X-Gm-Message-State: APjAAAUg8A+NjfT3z5j0oGZJuKAqM+RA1+7IrOFCaSBNFYbpSOEdHm9Y sA9Gt8q02P47BK4zW7ZWrPpD7PEX+N4= X-Google-Smtp-Source: APXvYqysQU91stPPKbYPGg08uNzfMhORD+BxH+Qe2HiG0e9U8tKyiRqT1OzSWh+e7Vkl2QuZ2OaQQQ== X-Received: by 2002:a63:1812:: with SMTP id y18mr293340pgl.302.1573080025682; Wed, 06 Nov 2019 14:40:25 -0800 (PST) Received: from odroid.ad.adelaide.edu.au (staff-249-202.wireless.adelaide.edu.au. [129.127.249.202]) by smtp.googlemail.com with ESMTPSA id v2sm96783pgf.39.2019.11.06.14.40.22 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 06 Nov 2019 14:40:25 -0800 (PST) From: Marian Mihailescu To: linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, krzk@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, kgene@kernel.org Cc: Marian Mihailescu Subject: [PATCH v3 2/2] ARM: dts: exynos5420: add mali dt node and enable mali on Odroid XU3/4 Date: Thu, 7 Nov 2019 09:10:08 +1030 Message-Id: <20191106224008.7588-2-mihailescu2m@gmail.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20191106224008.7588-1-mihailescu2m@gmail.com> References: <20191106224008.7588-1-mihailescu2m@gmail.com> Sender: linux-samsung-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org Add device tree node for Mali GPU for Exynos 542x SoC. GPU is disabled by default, and is enabled for each board after the regulator is defined. Tested on Odroid-XU4. Changes since v2: - separate patch for bindings - fixed bindings typo Changes since v1: - used generic node and label for GPU - added bindings for compatible - fixed irq indentation - fixed interrupt-names to match bindings - added cooling cells for future TMU connection - used generic node and label for GPU opp table - removed always-on from SoC GPU regulator Signed-off-by: Marian Mihailescu --- arch/arm/boot/dts/exynos5420.dtsi | 50 +++++++++++++++++++++++++++ arch/arm/boot/dts/exynos5422-odroid-core.dtsi | 6 +++- 2 files changed, 55 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi index 7d51e0f4ab79..31b5f7ba0e3b 100644 --- a/arch/arm/boot/dts/exynos5420.dtsi +++ b/arch/arm/boot/dts/exynos5420.dtsi @@ -670,6 +670,56 @@ iommus = <&sysmmu_gscl1>; }; + gpu: gpu@11800000 { + compatible = "samsung,exynos5422-mali", "arm,mali-t628"; + reg = <0x11800000 0x5000>; + interrupts = , + , + ; + interrupt-names = "job", "mmu", "gpu"; + + clocks = <&clock CLK_G3D>; + clock-names = "core"; + power-domains = <&g3d_pd>; + operating-points-v2 = <&gpu_opp_table>; + + status = "disabled"; + #cooling-cells = <2>; + + gpu_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp@177000000 { + opp-hz = /bits/ 64 <177000000>; + opp-microvolt = <812500>; + }; + opp@266000000 { + opp-hz = /bits/ 64 <266000000>; + opp-microvolt = <862500>; + }; + opp@350000000 { + opp-hz = /bits/ 64 <350000000>; + opp-microvolt = <912500>; + }; + opp-420000000 { + opp-hz = /bits/ 64 <420000000>; + opp-microvolt = <962500>; + }; + opp-480000000 { + opp-hz = /bits/ 64 <480000000>; + opp-microvolt = <1000000>; + }; + opp-543000000 { + opp-hz = /bits/ 64 <543000000>; + opp-microvolt = <1037500>; + }; + opp-600000000 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt = <1150000>; + }; + }; + }; + scaler_0: scaler@12800000 { compatible = "samsung,exynos5420-scaler"; reg = <0x12800000 0x1294>; diff --git a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi index 422692b20c46..ce774f7b2ce0 100644 --- a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi +++ b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi @@ -522,7 +522,6 @@ regulator-name = "vdd_g3d"; regulator-min-microvolt = <800000>; regulator-max-microvolt = <1400000>; - regulator-always-on; regulator-boot-on; regulator-state-mem { @@ -659,6 +658,11 @@ status = "okay"; }; +&gpu { + mali-supply = <&buck4_reg>; + status = "okay"; +}; + &rtc { status = "okay"; clocks = <&clock CLK_RTC>, <&s2mps11_osc S2MPS11_CLK_AP>; -- 2.14.1