From: Damien Le Moal <damien.lemoal@wdc.com>
To: Serge Semin <fancer.lancer@gmail.com>,
Mark Brown <broonie@kernel.org>,
linux-spi@vger.kernel.org, Rob Herring <robh+dt@kernel.org>,
devicetree@vger.kernel.org
Cc: Sean Anderson <seanga2@gmail.com>
Subject: [PATCH v2 0/3] DW apb_ssi V4 support for Kendryte K210 RISC-V SoC
Date: Thu, 26 Nov 2020 11:00:46 +0900 [thread overview]
Message-ID: <20201126020049.35712-1-damien.lemoal@wdc.com> (raw)
The Canaan Kendryte K210 RISC-V SoC includes a DesignWare apb_ssi V4
SPI controller implemented with a maximum data frame size of 32-bits
(SSI_MAX_XFER_SIZE=32 synthesis parameter).
This series of patches adds support for this SoC by implementing support
for the 32-bits xfer size configuration. This is done in patch 1.
Patch 2 introduces a workaround for a HW bug on this SoC which triggers
RX FIFO overrun errors when the RX FIFO fills up to its maximum detected
depth of 32. The patch manually reduces the fifo depth to 31.
Patch 3 documents the new compatible string "canaan,k210-spi" used to
identify this SoC.
Changes from v1:
* Fixed patch 1 as suggested by Serge: change capability flag name to
DW_SPI_CAP_DFS32 and fixed the capability detection to use the regular
position of the dfs filed rather than the new position with DFS32.
Also enable DW_SPI_CAP_DFS32 for SPI slaves.
* Added Serge's Acked-by tag to patch 2 and 3.
Damien Le Moal (3):
spi: dw: Add support for 32-bits max xfer size
spi: dw: Add support for the Canaan K210 SoC SPI
dt-bindings: spi: dw-apb-ssi: Add Canaan K210 SPI controller
.../bindings/spi/snps,dw-apb-ssi.yaml | 2 +
drivers/spi/spi-dw-core.c | 44 ++++++++++++++++---
drivers/spi/spi-dw-mmio.c | 16 +++++++
drivers/spi/spi-dw.h | 5 +++
4 files changed, 60 insertions(+), 7 deletions(-)
--
2.28.0
next reply other threads:[~2020-11-26 2:01 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-26 2:00 Damien Le Moal [this message]
2020-11-26 2:00 ` [PATCH v2 1/3] spi: dw: Add support for 32-bits max xfer size Damien Le Moal
2020-12-05 13:42 ` Serge Semin
2020-11-26 2:00 ` [PATCH v2 2/3] spi: dw: Add support for the Canaan K210 SoC SPI Damien Le Moal
2020-11-26 2:00 ` [PATCH v2 3/3] dt-bindings: spi: dw-apb-ssi: Add Canaan K210 SPI controller Damien Le Moal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201126020049.35712-1-damien.lemoal@wdc.com \
--to=damien.lemoal@wdc.com \
--cc=broonie@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fancer.lancer@gmail.com \
--cc=linux-spi@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=seanga2@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).