From: JC Kuo <jckuo@nvidia.com>
To: Rob Herring <robh@kernel.org>
Cc: <gregkh@linuxfoundation.org>, <thierry.reding@gmail.com>,
<jonathanh@nvidia.com>, <kishon@ti.com>,
<linux-tegra@vger.kernel.org>, <linux-usb@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
<nkristam@nvidia.com>
Subject: Re: [PATCH v5 3/5] dt-bindings: phy: tegra: Add Tegra194 support
Date: Mon, 6 Jan 2020 15:10:24 +0800 [thread overview]
Message-ID: <baa9b5f4-74be-0ab4-0b24-bf926cf3207c@nvidia.com> (raw)
In-Reply-To: <20200103223940.GA9205@bogus>
On 1/4/20 6:39 AM, Rob Herring wrote:
> On Fri, Jan 03, 2020 at 04:18:12PM +0800, JC Kuo wrote:
>> Extend the bindings to cover the set of features found in Tegra194.
>> Note that, technically, there are four more supplies connected to the
>> XUSB pad controller (DVDD_PEX, DVDD_PEX_PLL, HVDD_PEX and HVDD_PEX_PLL)
>> , but the power sequencing requirements of Tegra194 require these to be
>> under the control of the PMIC.
>>
>> Tegra194 XUSB PADCTL supports up to USB 3.1 Gen 2 speed, however, it
>> is possible for some platforms have long signal trace that could not
>> provide sufficient electrical environment for Gen 2 speed. This patch
>> adds a "maximum-speed" property to usb3 ports which can be used to
>> specify the maximum supported speed for any particular USB 3.1 port.
>> For a port that is not capable of SuperSpeedPlus, "maximum-speed"
>> property should carry "super-speed".
>>
>> Signed-off-by: JC Kuo <jckuo@nvidia.com>
>> ---
>> Changes in v5:
>> - re-use "maximum-speed" instead of adding "nvidia,disable-gen2"
>> Changes in v4: none
>> Changes in v3: none
>> Changes in v2:
>> - fix a typo
>>
>> .../phy/nvidia,tegra124-xusb-padctl.txt | 18 ++++++++++++++++++
>> 1 file changed, 18 insertions(+)
>>
>> diff --git a/Documentation/devicetree/bindings/phy/nvidia,tegra124-xusb-padctl.txt b/Documentation/devicetree/bindings/phy/nvidia,tegra124-xusb-padctl.txt
>> index 9fb682e47c29..7d0089006e67 100644
>> --- a/Documentation/devicetree/bindings/phy/nvidia,tegra124-xusb-padctl.txt
>> +++ b/Documentation/devicetree/bindings/phy/nvidia,tegra124-xusb-padctl.txt
>> @@ -37,6 +37,7 @@ Required properties:
>> - Tegra132: "nvidia,tegra132-xusb-padctl", "nvidia,tegra124-xusb-padctl"
>> - Tegra210: "nvidia,tegra210-xusb-padctl"
>> - Tegra186: "nvidia,tegra186-xusb-padctl"
>> + - Tegra194: "nvidia,tegra194-xusb-padctl"
>> - reg: Physical base address and length of the controller's registers.
>> - resets: Must contain an entry for each entry in reset-names.
>> - reset-names: Must include the following entries:
>> @@ -62,6 +63,10 @@ For Tegra186:
>> - vclamp-usb-supply: Bias rail for USB pad. Must supply 1.8 V.
>> - vddio-hsic-supply: HSIC PHY power supply. Must supply 1.2 V.
>>
>> +For Tegra194:
>> +- avdd-usb-supply: USB I/Os, VBUS, ID, REXT, D+/D- power supply. Must supply
>> + 3.3 V.
>> +- vclamp-usb-supply: Bias rail for USB pad. Must supply 1.8 V.
>>
>> Pad nodes:
>> ==========
>> @@ -154,6 +159,11 @@ For Tegra210, the list of valid PHY nodes is given below:
>> - sata: sata-0
>> - functions: "usb3-ss", "sata"
>>
>> +For Tegra194, the list of valid PHY nodes is given below:
>> +- usb2: usb2-0, usb2-1, usb2-2, usb2-3
>> + - functions: "xusb"
>> +- usb3: usb3-0, usb3-1, usb3-2, usb3-3
>> + - functions: "xusb"
>>
>> Port nodes:
>> ===========
>> @@ -221,6 +231,11 @@ Optional properties:
>> is internal. In the absence of this property the port is considered to be
>> external.
>>
>> +- maximum-speed: Only for Tegra194. A string property that specifies maximum
>> + supported speed of a usb3 port. Valid values are:
>> + - "super-speed-plus": default, the usb3 port supports USB 3.1 Gen 2 speed.
>
> Not defined as a valid value in usb/generic.txt. '-gen2' instead of
> '-plus' would be clearer IMO. However, is there any need to define the
> maximum speed possible? The purpose of this property is to limit the
> speed below the max.
>
usb_get_maximum_speed(), which parses "maximum-speed" property, indeed handles
string "super-speed-plus". Should "super-speed-plus" be documented in
usb/generic.txt"?
static const char *const speed_names[] = {
[USB_SPEED_UNKNOWN] = "UNKNOWN",
[USB_SPEED_LOW] = "low-speed",
[USB_SPEED_FULL] = "full-speed",
[USB_SPEED_HIGH] = "high-speed",
[USB_SPEED_WIRELESS] = "wireless",
[USB_SPEED_SUPER] = "super-speed",
[USB_SPEED_SUPER_PLUS] = "super-speed-plus",
};
A proprietary "nvidia,disable-gen2" property was proposed in earlier revision to
"limit the speed below the max". I like it because it fit our needs better and
requires only one line of code change.
usb3->disable_gen2 = of_property_read_bool(np, "nvidia,disable-gen2");
Should I fallback to that approach?
Thanks,
JC
>> + - "super-speed": the usb3 port supports USB 3.1 Gen 1 speed only.
>> +
>> For Tegra124 and Tegra132, the XUSB pad controller exposes the following
>> ports:
>> - 3x USB2: usb2-0, usb2-1, usb2-2
>> @@ -233,6 +248,9 @@ For Tegra210, the XUSB pad controller exposes the following ports:
>> - 2x HSIC: hsic-0, hsic-1
>> - 4x super-speed USB: usb3-0, usb3-1, usb3-2, usb3-3
>>
>> +For Tegra194, the XUSB pad controller exposes the following ports:
>> +- 4x USB2: usb2-0, usb2-1, usb2-2, usb2-3
>> +- 4x super-speed USB: usb3-0, usb3-1, usb3-2, usb3-3
>>
>> Examples:
>> =========
>> --
>> 2.17.1
>>
next prev parent reply other threads:[~2020-01-06 7:10 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-03 8:18 [PATCH v5 0/5] add Tegra194 XUSB host and pad controller support JC Kuo
2020-01-03 8:18 ` [PATCH v5 1/5] phy: tegra: xusb: Protect Tegra186 soc with config JC Kuo
2020-01-03 8:18 ` [PATCH v5 2/5] phy: tegra: xusb: Add Tegra194 support JC Kuo
2020-01-03 8:18 ` [PATCH v5 3/5] dt-bindings: phy: tegra: " JC Kuo
2020-01-03 22:39 ` Rob Herring
2020-01-06 7:10 ` JC Kuo [this message]
2020-01-09 1:31 ` JC Kuo
2020-01-10 11:26 ` Thierry Reding
2020-01-13 2:15 ` JC Kuo
2020-01-03 8:18 ` [PATCH v5 4/5] arm64: tegra: Add XUSB and pad controller on Tegra194 JC Kuo
2020-01-03 8:18 ` [PATCH v5 5/5] arm64: tegra: Enable XUSB host in P2972-0000 board JC Kuo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=baa9b5f4-74be-0ab4-0b24-bf926cf3207c@nvidia.com \
--to=jckuo@nvidia.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=jonathanh@nvidia.com \
--cc=kishon@ti.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=linux-usb@vger.kernel.org \
--cc=nkristam@nvidia.com \
--cc=robh@kernel.org \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).