[RFC v1 005/256] cl8k: add afe.c

[viktor.barna@celeno.com]

From: Viktor Barna <viktor.barna@celeno.com>

(Part of the split. Please, take a look at the cover letter for more
details).

Signed-off-by: Viktor Barna <viktor.barna@celeno.com>
---
 drivers/net/wireless/celeno/cl8k/afe.c | 737 +++++++++++++++++++++++++
 1 file changed, 737 insertions(+)
 create mode 100644 drivers/net/wireless/celeno/cl8k/afe.c

diff --git a/drivers/net/wireless/celeno/cl8k/afe.c b/drivers/net/wireless/celeno/cl8k/afe.c
new file mode 100644
index 000000000000..ce846396ac0f
--- /dev/null
+++ b/drivers/net/wireless/celeno/cl8k/afe.c
@@ -0,0 +1,737 @@
+// SPDX-License-Identifier: MIT
+/* Copyright(c) 2019-2021, Celeno Communications Ltd. */
+
+#include "afe.h"
+#include "reg/reg_ricu.h"
+#include "reg/reg_io_ctrl.h"
+#include "fem.h"
+
+/*
+ * The configuration below supports:
+ * CL8080: 4 + 4 (chains 0-3 @ TCV0 and chains 0-3 @ TCV1)
+ * CL8060: 4 + 2 (chains 0-3 @ TCV0 and chains 2-3 @ TCV1)
+ * CL8064: 4 + 2 (chains 0-3 @ TCV0 and chains 2-3 @ TCV1)
+ * CL8040: 2 + 2 (chains 0-1 @ TCV0 and chains 2-3 @ TCV1)
+ * CL8046: 4 + 0 (chains 0-3 @ TCV0)
+ */
+
+#define RICU_AFE_CTL_9_EN_DAC_REF_CL808X \
+       (RICU_AFE_CTL_9_EN_DAC_REF_0_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_1_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_2_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_3_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_4_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_5_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_6_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_7_BIT)
+
+#define RICU_AFE_CTL_9_EN_DAC_REF_CL806X \
+       (RICU_AFE_CTL_9_EN_DAC_REF_0_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_1_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_2_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_3_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_4_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_5_BIT)
+
+#define RICU_AFE_CTL_9_EN_DAC_REF_CL8046 \
+       (RICU_AFE_CTL_9_EN_DAC_REF_0_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_1_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_2_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_3_BIT)
+
+#define RICU_AFE_CTL_9_EN_DAC_REF_CL8040 \
+       (RICU_AFE_CTL_9_EN_DAC_REF_0_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_1_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_4_BIT | \
+        RICU_AFE_CTL_9_EN_DAC_REF_5_BIT)
+
+#define RICU_AFE_CTL_8_EN_BGR_CL808X \
+       (RICU_AFE_CTL_8_EN_BGR_0_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_1_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_2_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_3_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_4_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_5_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_6_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_7_BIT)
+
+#define RICU_AFE_CTL_8_EN_BGR_CL806X \
+       (RICU_AFE_CTL_8_EN_BGR_0_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_1_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_2_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_3_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_4_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_5_BIT)
+
+#define RICU_AFE_CTL_8_EN_BGR_CL8046 \
+       (RICU_AFE_CTL_8_EN_BGR_0_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_1_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_2_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_3_BIT)
+
+#define RICU_AFE_CTL_8_EN_BGR_CL8040 \
+       (RICU_AFE_CTL_8_EN_BGR_0_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_1_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_4_BIT | \
+        RICU_AFE_CTL_8_EN_BGR_5_BIT)
+
+#define RICU_AFE_CTL_8_EN_REF_CL808X \
+       (RICU_AFE_CTL_8_EN_REF_0_BIT | \
+        RICU_AFE_CTL_8_EN_REF_1_BIT | \
+        RICU_AFE_CTL_8_EN_REF_2_BIT | \
+        RICU_AFE_CTL_8_EN_REF_3_BIT | \
+        RICU_AFE_CTL_8_EN_REF_4_BIT | \
+        RICU_AFE_CTL_8_EN_REF_5_BIT | \
+        RICU_AFE_CTL_8_EN_REF_6_BIT | \
+        RICU_AFE_CTL_8_EN_REF_7_BIT)
+
+#define RICU_AFE_CTL_8_EN_REF_CL806X \
+       (RICU_AFE_CTL_8_EN_REF_0_BIT | \
+        RICU_AFE_CTL_8_EN_REF_1_BIT | \
+        RICU_AFE_CTL_8_EN_REF_2_BIT | \
+        RICU_AFE_CTL_8_EN_REF_3_BIT | \
+        RICU_AFE_CTL_8_EN_REF_4_BIT | \
+        RICU_AFE_CTL_8_EN_REF_5_BIT)
+
+#define RICU_AFE_CTL_8_EN_REF_CL8046 \
+       (RICU_AFE_CTL_8_EN_REF_0_BIT | \
+        RICU_AFE_CTL_8_EN_REF_1_BIT | \
+        RICU_AFE_CTL_8_EN_REF_2_BIT | \
+        RICU_AFE_CTL_8_EN_REF_3_BIT)
+
+#define RICU_AFE_CTL_8_EN_REF_CL8040 \
+       (RICU_AFE_CTL_8_EN_REF_0_BIT | \
+        RICU_AFE_CTL_8_EN_REF_1_BIT | \
+        RICU_AFE_CTL_8_EN_REF_4_BIT | \
+        RICU_AFE_CTL_8_EN_REF_5_BIT)
+
+#define RICU_AFE_CTRL_37_PHY_0_DAC_CL808X \
+       (RICU_AFE_CTRL_37_PHY_0_EN_DAC_0_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_1_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_2_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_3_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_4_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_5_BIT)
+
+#define RICU_AFE_CTRL_37_PHY_0_DAC_CL806X \
+       (RICU_AFE_CTRL_37_PHY_0_EN_DAC_0_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_1_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_2_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_3_BIT)
+
+#define RICU_AFE_CTRL_37_PHY_0_DAC_CL8046 \
+       (RICU_AFE_CTRL_37_PHY_0_EN_DAC_0_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_1_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_2_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_3_BIT)
+
+#define RICU_AFE_CTRL_37_PHY_0_DAC_CL8040 \
+       (RICU_AFE_CTRL_37_PHY_0_EN_DAC_0_BIT | \
+        RICU_AFE_CTRL_37_PHY_0_EN_DAC_1_BIT)
+
+#define RICU_AFE_CTRL_37_PHY_1_DAC_CL808X \
+       (RICU_AFE_CTRL_37_PHY_1_EN_DAC_0_BIT | \
+        RICU_AFE_CTRL_37_PHY_1_EN_DAC_1_BIT | \
+        RICU_AFE_CTRL_37_PHY_1_EN_DAC_2_BIT | \
+        RICU_AFE_CTRL_37_PHY_1_EN_DAC_3_BIT | \
+        RICU_AFE_CTRL_37_PHY_1_EN_DAC_4_BIT | \
+        RICU_AFE_CTRL_37_PHY_1_EN_DAC_5_BIT)
+
+#define RICU_AFE_CTRL_37_PHY_1_DAC_CL806X \
+       (RICU_AFE_CTRL_37_PHY_1_EN_DAC_2_BIT | \
+        RICU_AFE_CTRL_37_PHY_1_EN_DAC_3_BIT)
+
+#define RICU_AFE_CTRL_37_PHY_1_DAC_CL804X \
+       (RICU_AFE_CTRL_37_PHY_1_EN_DAC_2_BIT | \
+        RICU_AFE_CTRL_37_PHY_1_EN_DAC_3_BIT)
+
+static void cl_afe_enable(struct cl_chip *chip)
+{
+       u32 regval;
+
+       /* Enable PLL LDO */
+       ricu_afe_ctl_1_en_pll_ldo_setf(chip, 1);
+
+       /* Enable DAC BGR & reference */
+       regval = ricu_afe_ctl_9_get(chip);
+       if (cl_chip_is_8ant(chip))
+               regval |= RICU_AFE_CTL_9_EN_DAC_REF_CL808X;
+       else if (cl_chip_is_6ant(chip))
+               regval |= RICU_AFE_CTL_9_EN_DAC_REF_CL806X;
+       else if (cl_chip_is_6g(chip))
+               regval |= RICU_AFE_CTL_9_EN_DAC_REF_CL8046;
+       else
+               regval |= RICU_AFE_CTL_9_EN_DAC_REF_CL8040;
+       ricu_afe_ctl_9_set(chip, regval);
+
+       /* Enable ADC BGR & Reference */
+       regval = ricu_afe_ctl_8_get(chip);
+       if (cl_chip_is_8ant(chip)) {
+               regval |= RICU_AFE_CTL_8_EN_BGR_CL808X;
+               regval |= RICU_AFE_CTL_8_EN_REF_CL808X;
+       } else if (cl_chip_is_6ant(chip)) {
+               regval |= RICU_AFE_CTL_8_EN_BGR_CL806X;
+               regval |= RICU_AFE_CTL_8_EN_REF_CL806X;
+       } else if (cl_chip_is_6g(chip)) {
+               regval |= RICU_AFE_CTL_8_EN_BGR_CL8046;
+               regval |= RICU_AFE_CTL_8_EN_REF_CL8046;
+       } else {
+               regval |= RICU_AFE_CTL_8_EN_BGR_CL8040;
+               regval |= RICU_AFE_CTL_8_EN_REF_CL8040;
+       }
+       ricu_afe_ctl_8_set(chip, regval);
+
+       /* Enable Embedded LDO */
+       regval = ricu_afe_ctrl_36_phy_0_get(chip);
+       regval |= (RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_IR_BIT |
+                  RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_AVDQ_BIT |
+                  RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_AVDI_BIT);
+       ricu_afe_ctrl_36_phy_0_set(chip, regval);
+
+       regval = ricu_afe_ctrl_36_phy_1_get(chip);
+       regval |= (RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_IR_BIT |
+                  RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_AVDQ_BIT |
+                  RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_AVDI_BIT);
+       ricu_afe_ctrl_36_phy_1_set(chip, regval);
+
+       /* Wait 2 us PLL LDO settling time */
+       udelay(2);
+
+       /* Enable the LC oscillator of the LCPLL */
+       ricu_afe_ctl_2_lock_con_rev_lc_setf(chip, 1);
+       /* Enable the LC PBIAS of the LCPLL */
+       ricu_afe_ctl_0_pbias_ctrl_en_lc_setf(chip, 1);
+
+       /* Wait 1 us */
+       udelay(1);
+
+       /* Power up control for LCPLL */
+       ricu_afe_ctl_1_resetb_lc_setf(chip, 1);
+
+       /* Wait 1 us */
+       udelay(1);
+
+       /* Enable DAC & ADC cores */
+       if (cl_chip_is_8ant(chip))
+               ricu_afe_ctrl_37_phy_0_set(chip, RICU_AFE_CTRL_37_PHY_0_DAC_CL808X);
+       else if (cl_chip_is_6ant(chip))
+               ricu_afe_ctrl_37_phy_0_set(chip, RICU_AFE_CTRL_37_PHY_0_DAC_CL806X);
+       else if (cl_chip_is_6g(chip))
+               ricu_afe_ctrl_37_phy_0_set(chip, RICU_AFE_CTRL_37_PHY_0_DAC_CL8046);
+       else
+               ricu_afe_ctrl_37_phy_0_set(chip, RICU_AFE_CTRL_37_PHY_0_DAC_CL8040);
+
+       if (cl_chip_is_8ant(chip))
+               ricu_afe_ctrl_37_phy_1_set(chip, RICU_AFE_CTRL_37_PHY_1_DAC_CL808X);
+       else if (cl_chip_is_6ant(chip))
+               ricu_afe_ctrl_37_phy_1_set(chip, RICU_AFE_CTRL_37_PHY_1_DAC_CL806X);
+       else
+               ricu_afe_ctrl_37_phy_1_set(chip, RICU_AFE_CTRL_37_PHY_1_DAC_CL804X);
+
+       /* Enable DAC & ADC cores */
+       regval = ricu_afe_ctrl_36_phy_0_get(chip);
+       regval |= (RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_ADCQ_BIT |
+                  RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_ADCI_BIT);
+       ricu_afe_ctrl_36_phy_0_set(chip, regval);
+
+       regval = ricu_afe_ctrl_36_phy_1_get(chip);
+       regval |= (RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_ADCQ_BIT |
+                  RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_ADCI_BIT);
+       ricu_afe_ctrl_36_phy_1_set(chip, regval);
+
+       /* Wait 2us */
+       udelay(2);
+
+       /* Enable Main & 2nd CDB clock generators */
+       ricu_afe_ctl_0_cdb_clk_resetb_setf(chip, 1);
+}
+
+static void cl_afe_disable(struct cl_chip *chip)
+{
+       u32 regval;
+
+       /* Power down control for LCPLL */
+       ricu_afe_ctl_1_resetb_lc_setf(chip, 0);
+       /* Disable PLL LDO */
+       ricu_afe_ctl_1_en_pll_ldo_setf(chip, 0);
+       /* Disable the LC oscillator of the LCPLL */
+       ricu_afe_ctl_2_lock_con_rev_lc_setf(chip, 0);
+       /* Disable the LC PBIAS of the LCPLL */
+       ricu_afe_ctl_0_pbias_ctrl_en_lc_setf(chip, 0);
+
+       /* Disable DAC BGR & reference */
+       regval = ricu_afe_ctl_9_get(chip);
+       if (cl_chip_is_8ant(chip))
+               regval &= ~RICU_AFE_CTL_9_EN_DAC_REF_CL808X;
+       else if (cl_chip_is_6ant(chip))
+               regval &= ~RICU_AFE_CTL_9_EN_DAC_REF_CL806X;
+       else if (cl_chip_is_6g(chip))
+               regval &= ~RICU_AFE_CTL_9_EN_DAC_REF_CL8046;
+       else
+               regval &= ~RICU_AFE_CTL_9_EN_DAC_REF_CL8040;
+       ricu_afe_ctl_9_set(chip, regval);
+
+       /* Disable ADC BGR & Reference */
+       regval = ricu_afe_ctl_8_get(chip);
+       if (cl_chip_is_8ant(chip)) {
+               regval &= ~RICU_AFE_CTL_8_EN_BGR_CL808X;
+               regval &= ~RICU_AFE_CTL_8_EN_REF_CL808X;
+       } else if (cl_chip_is_6ant(chip)) {
+               regval &= ~RICU_AFE_CTL_8_EN_BGR_CL806X;
+               regval &= ~RICU_AFE_CTL_8_EN_REF_CL806X;
+       } else if (cl_chip_is_6g(chip)) {
+               regval &= ~RICU_AFE_CTL_8_EN_BGR_CL8046;
+               regval &= ~RICU_AFE_CTL_8_EN_REF_CL8046;
+       } else {
+               regval &= ~RICU_AFE_CTL_8_EN_BGR_CL8040;
+               regval &= ~RICU_AFE_CTL_8_EN_REF_CL8040;
+       }
+       ricu_afe_ctl_8_set(chip, regval);
+
+       /* Disable Embedded LDO */
+       regval = ricu_afe_ctrl_36_phy_0_get(chip);
+       regval &= ~(RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_IR_BIT |
+                   RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_AVDQ_BIT |
+                   RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_AVDI_BIT);
+       ricu_afe_ctrl_36_phy_0_set(chip, regval);
+
+       regval = ricu_afe_ctrl_36_phy_1_get(chip);
+       regval &= ~(RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_IR_BIT |
+                   RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_AVDQ_BIT |
+                   RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_AVDI_BIT);
+       ricu_afe_ctrl_36_phy_1_set(chip, regval);
+
+       /* Disable DAC & ADC cores */
+       ricu_afe_ctrl_37_phy_0_set(chip, 0);
+       ricu_afe_ctrl_37_phy_1_set(chip, 0);
+
+       /* Disable DAC & ADC cores */
+       regval = ricu_afe_ctrl_36_phy_0_get(chip);
+       regval &= ~(RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_ADCQ_BIT |
+                   RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_ADCI_BIT);
+       ricu_afe_ctrl_36_phy_0_set(chip, regval);
+
+       regval = ricu_afe_ctrl_36_phy_1_get(chip);
+       regval &= ~(RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_ADCQ_BIT |
+                   RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_ADCI_BIT);
+       ricu_afe_ctrl_36_phy_1_set(chip, regval);
+
+       /* Disable Main & 2nd CDB clock generators */
+       ricu_afe_ctl_0_cdb_clk_resetb_setf(chip, 0);
+}
+
+static void cl_io_ctrl_config(struct cl_chip *chip)
+{
+       io_ctrl_fastwr_0_set(chip, 0x2338);
+       io_ctrl_fastwr_1_set(chip, 0x2338);
+       io_ctrl_fastwr_2_set(chip, 0x2338);
+       io_ctrl_fastwr_3_set(chip, 0x2338);
+       io_ctrl_fastwr_4_set(chip, 0x2338);
+       io_ctrl_fastwr_5_set(chip, 0x2338);
+       io_ctrl_fastwr_6_set(chip, 0x2338);
+       io_ctrl_fastwr_7_set(chip, 0x2338);
+       io_ctrl_fwr_en_1_set(chip, 0x338);
+       io_ctrl_spiclk_set(chip, 0x308);
+}
+
+static int cl_adc_sampling_cfg_tcv0(struct cl_chip *chip, u16 adc_sampling_clk)
+{
+       switch (adc_sampling_clk) {
+       case 40:
+               ricu_afe_ctrl_43_freq_sel_setf(chip, 0x0);
+               /* Configure ADC sampling for primary chains */
+               ricu_afe_ctl_25_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctl_26_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctl_27_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctl_33_pack(chip, 0x1, 0x3D, 0x3D);
+               break;
+       case 80:
+               ricu_afe_ctrl_43_freq_sel_setf(chip, 0x1);
+               /* Configure ADC sampling for primary chains */
+               ricu_afe_ctl_25_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctl_26_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctl_27_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctl_33_pack(chip, 0x1, 0x3D, 0x3D);
+               break;
+       case 160:
+               ricu_afe_ctrl_43_freq_sel_setf(chip, 0x2);
+               /* Configure ADC sampling for primary chains */
+               ricu_afe_ctl_25_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctl_26_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctl_27_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctl_33_pack(chip, 0x0, 0x7, 0x7);
+               break;
+       case 320:
+               ricu_afe_ctrl_43_freq_sel_setf(chip, 0x3);
+               /* Configure ADC sampling for primary chains */
+               ricu_afe_ctl_25_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctl_26_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctl_27_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctl_33_pack(chip, 0x0, 0x7, 0x7);
+               break;
+       default:
+               CL_DBG_ERROR_CHIP(chip, "Invalid adc_sampling_clk %u\n", adc_sampling_clk);
+               return -1;
+       }
+
+       return 0;
+}
+
+static int cl_adc_sampling_cfg_tcv1(struct cl_chip *chip, u32 adc_sampling_clk)
+{
+       switch (adc_sampling_clk) {
+       case 40:
+               ricu_afe_ctrl_44_cdb_freq_sel_setf(chip, 0x0);
+               /* Configure ADC sampling for secondary chains */
+               ricu_afe_ctrl_39_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctrl_40_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctrl_41_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctrl_42_pack(chip, 0x1, 0x3D, 0x3D);
+               break;
+       case 80:
+               ricu_afe_ctrl_44_cdb_freq_sel_setf(chip, 0x1);
+               /* Configure ADC sampling for secondary chains */
+               ricu_afe_ctrl_39_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctrl_40_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctrl_41_pack(chip, 0x1, 0x3D, 0x3D);
+               ricu_afe_ctrl_42_pack(chip, 0x1, 0x3D, 0x3D);
+               break;
+       case 160:
+               ricu_afe_ctrl_44_cdb_freq_sel_setf(chip, 0x2);
+               /* Configure ADC sampling for secondary chains */
+               ricu_afe_ctrl_39_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctrl_40_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctrl_41_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctrl_42_pack(chip, 0x0, 0x7, 0x7);
+               break;
+       case 320:
+               ricu_afe_ctrl_44_cdb_freq_sel_setf(chip, 0x3);
+               /* Configure ADC sampling for secondary chains */
+               ricu_afe_ctrl_39_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctrl_40_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctrl_41_pack(chip, 0x0, 0x7, 0x7);
+               ricu_afe_ctrl_42_pack(chip, 0x0, 0x7, 0x7);
+               break;
+       default:
+               CL_DBG_ERROR_CHIP(chip, "Invalid adc_sampling_clk %u\n", adc_sampling_clk);
+               return -1;
+       }
+
+       return 0;
+}
+
+static int cl_afe_adc_and_dac_cfg(struct cl_chip *chip)
+{
+       struct cl_hw *cl_hw_tcv0 = chip->cl_hw_tcv0;
+       struct cl_hw *cl_hw_tcv1 = chip->cl_hw_tcv1;
+       u16 bw_tcv0 = cl_hw_tcv0->conf->ce_channel_bandwidth;
+       u16 bw_tcv1 = cl_hw_tcv1->conf->ce_channel_bandwidth;
+       u16 riu_sampling_clk_tcv0 = cl_hw_tcv0->conf->ci_hr_factor[bw_tcv0] * BW_TO_MHZ(bw_tcv0);
+       u16 riu_sampling_clk_tcv1 = cl_hw_tcv1->conf->ci_hr_factor[bw_tcv1] * BW_TO_MHZ(bw_tcv1);
+       u16 adc_sampling_clk_tcv0 = 2 * riu_sampling_clk_tcv0;
+       u16 adc_sampling_clk_tcv1 = 2 * riu_sampling_clk_tcv1;
+       u8 sb_rd_delay_tcv0 = ((riu_sampling_clk_tcv0 == 80) ||
+                              (riu_sampling_clk_tcv0 == 160)) ? 4 : 2;
+       u8 sb_rd_delay_tcv1 = ((riu_sampling_clk_tcv1 == 80) ||
+                              (riu_sampling_clk_tcv1 == 160)) ? 4 : 2;
+       u32 regval;
+
+       /*
+        * For ADC sampling CLK=40MHz set to 0
+        * For ADC sampling CLK=80MHz set to 1
+        * For ADC sampling CLK=160MHz set to 2
+        * For ADC sampling CLK=320MHz set to 3
+        *
+        * The sampling clock depends on the channel_bandwidth (20/40/80/160MHz)
+        * and hr_factor (1,2,4,8):
+        * ADC Sampling (MHz) = 2 * hr_factor * channel_bandwidth
+        *
+        * Select the external forced clock for ADC0..7:
+        * For ADC sampling CLK=40MHz/80MHz set to 1
+        * For ADC sampling CLK=160MHz/320MHz set to 0
+        * In our default case: rosel0-3 = 0x0; rosel4-7 = 0x1
+        *
+        * Internal clock frequency of ADCI0..7 I (when its ROSEL is low):
+        * For ADC sampling CLK=40MHz/80MHz set to 7'b011_1101
+        * For ADC sampling CLK=160MHz/320MHz set to 7'b000_0111
+        * In our default case: roctrli0-3 = 0x7; roctrli4-7 = 0x3D
+        *
+        * Internal clock frequency of ADCQ0..7 I (when its ROSEL is low):
+        * For ADC sampling CLK=40MHz/80MHz set to 7'b011_1101
+        * For ADC sampling CLK=160MHz/320MHz set to 7'b000_0111
+        * In our default case: roctrlq0-3 = 0x7; roctrlq4-7 = 0x3D
+        */
+
+       if (cl_adc_sampling_cfg_tcv0(chip, adc_sampling_clk_tcv0))
+               return -1;
+       if (cl_adc_sampling_cfg_tcv1(chip, adc_sampling_clk_tcv1))
+               return -1;
+
+       /* AFE_CTL_0 - AUX ADC for debug + for second band */
+       regval = ricu_afe_ctl_0_get(chip);
+       if (cl_chip_is_4ant(chip) && cl_chip_is_6g(chip))
+               regval |= (RICU_AFE_CTL_0_EN_GPADC_CLK_BIT |
+                          RICU_AFE_CTL_0_EN_GPADC_BIT);
+       else
+               regval |= (RICU_AFE_CTL_0_EN_CDB_DAC_CLK_BIT |
+                          RICU_AFE_CTL_0_EN_CDB_ADC_CLK_BIT |
+                          RICU_AFE_CTL_0_EN_CDB_GEN_BIT |
+                          RICU_AFE_CTL_0_EN_GPADC_CLK_BIT |
+                          RICU_AFE_CTL_0_EN_GPADC_BIT);
+       ricu_afe_ctl_0_set(chip, regval);
+
+       ricu_afe_ctl_3_cml_sel_setf(chip, 7);
+
+       /* VC_LD_AVDI0..7 = 0x1 */
+       ricu_afe_ctl_23_set(chip, 0x55555555);
+       /* VC_LD_AVDQ0..7 = 0x1 */
+       ricu_afe_ctl_24_set(chip, 0x55555555);
+       /* EN_BGR0..7 = 0x1, CH_CML_SEL0..7 = 0x1, EN_EXT_LOAD0..7 = 0x0, EN_REF0..7 = 0x1 */
+       ricu_afe_ctl_8_set(chip, 0xff00ffff);
+       /* VC_CML0..7_I = 0x0 */
+       ricu_afe_ctl_29_set(chip, 0x0);
+       /* VC_CML0..7_Q = 0x0 */
+       ricu_afe_ctl_30_set(chip, 0x0);
+       /* IC_REFSSF0..7 = 0x3, EOC_CTRL0..7 = 0x2 */
+       ricu_afe_ctl_12_set(chip, 0xaaaaffff);
+
+       /*
+        * Set channels to Transceiver0 (phy0) or Transceiver1 (phy1):
+        * 6'b11_0000 (Transceiver1 @CH7~6, Transceiver0 @CH5~0)
+        * 6'b11_1000 (Transceiver1 @CH7~5, Transceiver0 @CH4~0)
+        * 6'b11_1100 (Transceiver1 @CH7~4, Transceiver0 @CH3~0)
+        * 6'b11_1110 (Transceiver1 @CH7~3, Transceiver0 @CH3~0)
+        * 6'b11_1111 (Transceiver1 @CH7~2, Transceiver0 @CH2~0)
+        * In our default case: mainsel72 = 0x3C
+        */
+       ricu_afe_ctl_5_main_sel_7_2_setf(chip, 0x3C);
+
+       /*
+        * Set 1 - b0 to MINV0/1/2/3/4/5/6/7 (DAC)
+        * Set 1 - b1 to TWOS0/1/2/3/4/5/6/7 (ADC)
+        */
+       ricu_afe_ctl_10_set(chip, 0x00FF0000);
+
+       /* Set VC_REF0/1/2/../7 */
+       ricu_afe_ctl_17_set(chip, 0x77777777);
+
+       /* Set COMP_CTRL0/1/2/.../7[3:0] to 4'b1010 for normal mode */
+       ricu_afe_ctl_19_set(chip, 0xAAAAAAAA);
+
+       /*
+        * Disable DAC & ADC cores (To save power.
+        * Assuming RIU HW will control it due to HW_MODE_ADC/DAC)
+        */
+       ricu_afe_ctrl_37_phy_0_set(chip, 0);
+       ricu_afe_ctrl_37_phy_1_set(chip, 0);
+
+       regval = ricu_afe_ctrl_36_phy_0_get(chip);
+       regval &= ~(RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_ADCQ_BIT |
+                   RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_ADCI_BIT);
+       ricu_afe_ctrl_36_phy_0_set(chip, regval);
+
+       regval = ricu_afe_ctrl_36_phy_1_get(chip);
+       regval &= ~(RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_ADCQ_BIT |
+                   RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_ADCI_BIT);
+       ricu_afe_ctrl_36_phy_1_set(chip, regval);
+
+       /* Sync buffer read delay, ignore fifo indication */
+       ricu_afe_ctrl_34_phy_0_adc_sb_rd_delay_setf(chip, sb_rd_delay_tcv0);
+       ricu_afe_ctrl_34_phy_0_adc_sb_ignore_fifo_indication_setf(chip, 1);
+
+       ricu_afe_ctrl_34_phy_1_adc_sb_rd_delay_setf(chip, sb_rd_delay_tcv1);
+       ricu_afe_ctrl_34_phy_1_adc_sb_ignore_fifo_indication_setf(chip, 1);
+
+       /* DAC - ignore fifo indication = true */
+       ricu_afe_ctrl_35_phy_0_dac_sb_rd_delay_setf(chip, 1);
+       ricu_afe_ctrl_35_phy_0_dac_sb_ignore_fifo_indication_setf(chip, 1);
+
+       ricu_afe_ctrl_35_phy_1_dac_sb_rd_delay_setf(chip, 1);
+       ricu_afe_ctrl_35_phy_1_dac_sb_ignore_fifo_indication_setf(chip, 1);
+
+       /* Set to HW/SW control mode */
+       ricu_afe_ctrl_36_phy_0_hw_mode_adc_setf(chip, 1);
+       ricu_afe_ctrl_36_phy_0_hw_mode_dac_setf(chip, 1);
+
+       ricu_afe_ctrl_36_phy_1_hw_mode_adc_setf(chip, 1);
+       ricu_afe_ctrl_36_phy_1_hw_mode_dac_setf(chip, 1);
+
+       return 0;
+}
+
+static int cl_afe_set_cdb_mode(struct cl_chip *chip)
+{
+       /* Configure number of RF chains per PHY */
+       struct cl_hw *cl_hw_tcv0 = chip->cl_hw_tcv0;
+       struct cl_hw *cl_hw_tcv1 = chip->cl_hw_tcv1;
+       u8 ant_tcv0 = cl_hw_tcv0->num_antennas;
+       u8 ant_tcv1 = cl_hw_tcv1 ? cl_hw_tcv1->num_antennas : (chip->max_antennas - ant_tcv0);
+       u8 ant_total = ant_tcv0 + ant_tcv1;
+
+       if (!cl_chip_is_8ant(chip)) {
+               ricu_static_conf_0_cdb_mode_maj_setf(chip, 0x4);
+               return 0;
+       }
+
+       if (ant_total < MAX_ANTENNAS_CHIP) {
+               if (ant_tcv0 <= 4 && ant_tcv1 <= 4) {
+                       ant_tcv0 = 4;
+                       ant_tcv1 = 4;
+               } else {
+                       ant_tcv0 += min(cl_hw_tcv0->max_antennas - cl_hw_tcv0->num_antennas,
+                                       chip->max_antennas - ant_total);
+
+                       if (cl_hw_tcv1) {
+                               ant_total = ant_tcv0 + ant_tcv1;
+                               ant_tcv1 += min(cl_hw_tcv1->max_antennas - cl_hw_tcv1->num_antennas,
+                                               chip->max_antennas - ant_total);
+                       } else {
+                               ant_tcv1 = MAX_ANTENNAS_CHIP - ant_tcv0;
+                       }
+               }
+       }
+
+       if (ant_tcv0 == 6 && ant_tcv1 == 2) {
+               ricu_static_conf_0_cdb_mode_maj_setf(chip, 0x2);
+       } else if (ant_tcv0 == 5 && ant_tcv1 == 3) {
+               ricu_static_conf_0_cdb_mode_maj_setf(chip, 0x3);
+       } else if (ant_tcv0 == 4 && ant_tcv1 == 4) {
+               ricu_static_conf_0_cdb_mode_maj_setf(chip, 0x4);
+       } else if (ant_tcv0 == 3 && ant_tcv1 == 5) {
+               ricu_static_conf_0_cdb_mode_maj_setf(chip, 0x5);
+       } else if (ant_tcv0 == 2 && ant_tcv1 == 6) {
+               ricu_static_conf_0_cdb_mode_maj_setf(chip, 0x6);
+       } else {
+               CL_DBG_ERROR_CHIP(chip, "Invalid antenna configuration (tcv0 %u) (tcv1 %u)\n",
+                                 ant_tcv0, ant_tcv1);
+               return -1;
+       }
+
+       return 0;
+}
+
+static int cl_afe_phy_type_and_rf_chains(struct cl_chip *chip)
+{
+       ricu_spi_clk_ctrl_set(chip, 0x1c); /* SPI clock bitmap */
+       ricu_static_conf_0_btc_sel_setf(chip, 0); /* Clear BTC select */
+
+       if (cl_afe_set_cdb_mode(chip))
+               return -1;
+
+       if (cl_chip_is_8ant(chip))
+               ricu_afe_adc_ch_alloc_afe_adc_ch_alloc_setf(chip, U8_MAX);
+       else if (cl_chip_is_6ant(chip))
+               ricu_afe_adc_ch_alloc_afe_adc_ch_alloc_setf(chip, 0x3f);
+       else if (cl_chip_is_6g(chip))
+               ricu_afe_adc_ch_alloc_afe_adc_ch_alloc_setf(chip, 0x0f);
+       else
+               ricu_afe_adc_ch_alloc_afe_adc_ch_alloc_setf(chip, 0x33);
+
+       /* Reset RFIC */
+       ricu_static_conf_0_rf_rst_n_req_setf(chip, 0x1);
+
+       return 0;
+}
+
+int cl_afe_cfg(struct cl_chip *chip)
+{
+       /* 1. Define PHY Type & RF Chains per band */
+       if (cl_afe_phy_type_and_rf_chains(chip))
+               return -1;
+
+       /* 2. AFE Disable */
+       cl_afe_disable(chip);
+
+       /* Wait 2us for AFE LDO settling time */
+       udelay(2);
+
+       /* 3. AFE Enable */
+       cl_afe_enable(chip);
+
+       /* 4. ADC & DAC Configuration */
+       cl_afe_adc_and_dac_cfg(chip);
+
+       cl_io_ctrl_config(chip);
+
+       /* 5. FEM Configuration */
+       cl_fem_update_conf_params(chip);
+
+       return 0;
+}
+
+void cl_afe_cfg_calib(struct cl_chip *chip)
+{
+       struct cl_afe_reg *orig_afe_reg = &chip->orig_afe_reg;
+       u32 reg_phy0, reg_phy1;
+
+       orig_afe_reg->ctrl36_phy0 = ricu_afe_ctrl_36_phy_0_get(chip);
+       orig_afe_reg->ctrl36_phy1 = ricu_afe_ctrl_36_phy_1_get(chip);
+       orig_afe_reg->ctrl37_phy0 = ricu_afe_ctrl_37_phy_0_get(chip);
+       orig_afe_reg->ctrl37_phy1 = ricu_afe_ctrl_37_phy_1_get(chip);
+
+       reg_phy0 = orig_afe_reg->ctrl36_phy0;
+       reg_phy0 |= (RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_ADCQ_BIT |
+                    RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_ADCI_BIT |
+                    RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_IR_BIT |
+                    RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_AVDQ_BIT |
+                    RICU_AFE_CTRL_36_PHY_0_ADC_ALWAYS_EN_LD_AVDI_BIT); /* Enable ADC cores */
+       reg_phy0 &= ~(RICU_AFE_CTRL_36_PHY_0_HW_MODE_ADC_BIT |
+                     RICU_AFE_CTRL_36_PHY_0_HW_MODE_DAC_BIT); /* Set to SW control mode */
+       ricu_afe_ctrl_36_phy_0_set(chip, reg_phy0);
+
+       cl_dbg_chip_trace(chip, "Setting: RICU_AFE_CTRL_36_PHY_0 = 0x%x\n", reg_phy0);
+
+       reg_phy1 = orig_afe_reg->ctrl36_phy1;
+       reg_phy1 |= (RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_ADCQ_BIT |
+                    RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_ADCI_BIT |
+                    RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_IR_BIT |
+                    RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_AVDQ_BIT |
+                    RICU_AFE_CTRL_36_PHY_1_ADC_ALWAYS_EN_LD_AVDI_BIT);
+       reg_phy1 &= ~(RICU_AFE_CTRL_36_PHY_1_HW_MODE_ADC_BIT |
+                     RICU_AFE_CTRL_36_PHY_1_HW_MODE_DAC_BIT); /* Set to SW control mode */
+       ricu_afe_ctrl_36_phy_1_set(chip, reg_phy1);
+
+       cl_dbg_chip_trace(chip, "Setting: RICU_AFE_CTRL_36_PHY_1 = 0x%x\n", reg_phy1);
+
+       /* Enable DAC cores */
+       if (cl_chip_is_8ant(chip)) {
+               reg_phy0 = RICU_AFE_CTRL_37_PHY_0_DAC_CL808X;
+               reg_phy1 = RICU_AFE_CTRL_37_PHY_1_DAC_CL808X;
+       } else if (cl_chip_is_6ant(chip)) {
+               reg_phy0 = RICU_AFE_CTRL_37_PHY_0_DAC_CL806X;
+               reg_phy1 = RICU_AFE_CTRL_37_PHY_1_DAC_CL806X;
+       } else if (cl_chip_is_6g(chip)) {
+               reg_phy0 = RICU_AFE_CTRL_37_PHY_0_DAC_CL8046;
+               reg_phy1 = RICU_AFE_CTRL_37_PHY_1_DAC_CL804X;
+       } else {
+               reg_phy0 = RICU_AFE_CTRL_37_PHY_0_DAC_CL8040;
+               reg_phy1 = RICU_AFE_CTRL_37_PHY_1_DAC_CL804X;
+       }
+
+       ricu_afe_ctrl_37_phy_0_set(chip, reg_phy0);
+       cl_dbg_chip_trace(chip, "Setting: RICU_AFE_CTRL_37_PHY_0 = 0x%x\n", reg_phy0);
+
+       ricu_afe_ctrl_37_phy_1_set(chip, reg_phy1);
+       cl_dbg_chip_trace(chip, "Setting: RICU_AFE_CTRL_37_PHY_1 = 0x%x\n", reg_phy1);
+}
+
+void cl_afe_cfg_restore(struct cl_chip *chip)
+{
+       struct cl_afe_reg *orig_afe_reg = &chip->orig_afe_reg;
+
+       ricu_afe_ctrl_36_phy_0_set(chip, orig_afe_reg->ctrl36_phy0);
+       cl_dbg_chip_trace(chip, "Restoring: RICU_AFE_CTRL_36_PHY_0 = 0x%x\n",
+                         orig_afe_reg->ctrl36_phy0);
+
+       ricu_afe_ctrl_36_phy_1_set(chip, orig_afe_reg->ctrl36_phy1);
+       cl_dbg_chip_trace(chip, "Restoring: RICU_AFE_CTRL_36_PHY_1 = 0x%x\n",
+                         orig_afe_reg->ctrl36_phy1);
+
+       ricu_afe_ctrl_37_phy_0_set(chip, orig_afe_reg->ctrl37_phy0);
+       cl_dbg_chip_trace(chip, "Restoring: RICU_AFE_CTRL_37_PHY_0 = 0x%x\n",
+                         orig_afe_reg->ctrl37_phy0);
+
+       ricu_afe_ctrl_37_phy_1_set(chip, orig_afe_reg->ctrl37_phy1);
+       cl_dbg_chip_trace(chip, "Restoring: RICU_AFE_CTRL_37_PHY_1 = 0x%x\n",
+                         orig_afe_reg->ctrl37_phy1);
+}
--
2.30.0

________________________________
The information transmitted is intended only for the person or entity to which it is addressed and may contain confidential and/or privileged material. Any retransmission, dissemination, copying or other use of, or taking of any action in reliance upon this information is prohibited. If you received this in error, please contact the sender and delete the material from any computer. Nothing contained herein shall be deemed as a representation, warranty or a commitment by Celeno. No warranties are expressed or implied, including, but not limited to, any implied warranties of non-infringement, merchantability and fitness for a particular purpose.
________________________________