From: Richard Yang <weiyang@linux.vnet.ibm.com>
To: Gavin Shan <gwshan@linux.vnet.ibm.com>
Cc: Wei Yang <weiyang@linux.vnet.ibm.com>,
bhelgaas@google.com, mpe@ellerman.id.au,
linuxppc-dev@lists.ozlabs.org, linux-pci@vger.kernel.org,
aik@ozlabs.ru
Subject: Re: [PATCH V9 11/11] powerpc/powernv: compound PE for VFs
Date: Wed, 9 Sep 2015 11:36:16 +0800 [thread overview]
Message-ID: <20150909033616.GA5148@richards-mbp.cn.ibm.com> (raw)
In-Reply-To: <20150909024820.GA6808@gwshan>
On Wed, Sep 09, 2015 at 12:48:21PM +1000, Gavin Shan wrote:
>On Wed, Jul 29, 2015 at 11:17:18AM +0800, Wei Yang wrote:
>>Hi, Michael
>>
>>Hope you didn't take this yet. We may change this patch a little.
>>
>
>[Cc Alexey who might concern the SRIOV status]
>
>Richard, do you have plan to get it upstream? It seems it's hanged
>over here for long time.
>
The VF EEH is hung since we re-designed the SRIOV. After the re-design, we
don't have VF groups.
My plan is to push the VF EEH patch set after the SRIOV Redesign is accepted.
>>On Fri, Jul 17, 2015 at 02:02:41PM +0800, Wei Yang wrote:
>>>When VF BAR size is larger than 64MB, we group VFs in terms of M64 BAR,
>>>which means those VFs in a group should form a compound PE.
>>>
>>>This patch links those VF PEs into compound PE in this case.
>>>
>>>[gwshan: code refactoring for a bit]
>>>Signed-off-by: Wei Yang <weiyang@linux.vnet.ibm.com>
>>>Acked-by: Gavin Shan <gwshan@linux.vnet.ibm.com>
>>>---
>>> arch/powerpc/platforms/powernv/pci-ioda.c | 46 +++++++++++++++++++++++++----
>>> arch/powerpc/platforms/powernv/pci.c | 17 +++++++++--
>>> 2 files changed, 56 insertions(+), 7 deletions(-)
>>>
>>>diff --git a/arch/powerpc/platforms/powernv/pci-ioda.c b/arch/powerpc/platforms/powernv/pci-ioda.c
>>>index 5738d31..d1530cb 100644
>>>--- a/arch/powerpc/platforms/powernv/pci-ioda.c
>>>+++ b/arch/powerpc/platforms/powernv/pci-ioda.c
>>>@@ -1359,9 +1359,20 @@ static void pnv_ioda_release_vf_PE(struct pci_dev *pdev, u16 num_vfs)
>>> }
>>>
>>> list_for_each_entry_safe(pe, pe_n, &phb->ioda.pe_list, list) {
>>>+ struct pnv_ioda_pe *s, *sn;
>>> if (pe->parent_dev != pdev)
>>> continue;
>>>
>>>+ if ((pe->flags & PNV_IODA_PE_MASTER) &&
>>>+ (pe->flags & PNV_IODA_PE_VF)) {
>>>+ list_for_each_entry_safe(s, sn, &pe->slaves, list) {
>>>+ pnv_pci_ioda2_release_dma_pe(pdev, s);
>>>+ list_del(&s->list);
>>>+ pnv_ioda_deconfigure_pe(phb, s);
>>>+ pnv_ioda_free_pe(phb, s->pe_number);
>>>+ }
>>>+ }
>>>+
>>> pnv_pci_ioda2_release_dma_pe(pdev, pe);
>>>
>>> /* Remove from list */
>>>@@ -1414,7 +1425,7 @@ static void pnv_ioda_setup_vf_PE(struct pci_dev *pdev, u16 num_vfs)
>>> struct pci_bus *bus;
>>> struct pci_controller *hose;
>>> struct pnv_phb *phb;
>>>- struct pnv_ioda_pe *pe;
>>>+ struct pnv_ioda_pe *pe, *master_pe;
>>> int pe_num;
>>> u16 vf_index;
>>> struct pci_dn *pdn;
>>>@@ -1456,10 +1467,13 @@ static void pnv_ioda_setup_vf_PE(struct pci_dev *pdev, u16 num_vfs)
>>> continue;
>>> }
>>>
>>>- /* Put PE to the list */
>>>- mutex_lock(&phb->ioda.pe_list_mutex);
>>>- list_add_tail(&pe->list, &phb->ioda.pe_list);
>>>- mutex_unlock(&phb->ioda.pe_list_mutex);
>>>+ /* Put PE to the list, or postpone it for compound PEs */
>>>+ if ((pdn->m64_per_iov != M64_PER_IOV) ||
>>>+ (num_vfs <= M64_PER_IOV)) {
>>>+ mutex_lock(&phb->ioda.pe_list_mutex);
>>>+ list_add_tail(&pe->list, &phb->ioda.pe_list);
>>>+ mutex_unlock(&phb->ioda.pe_list_mutex);
>>>+ }
>>>
>>> pnv_pci_ioda2_setup_dma_pe(phb, pe);
>>> }
>>>@@ -1472,10 +1486,32 @@ static void pnv_ioda_setup_vf_PE(struct pci_dev *pdev, u16 num_vfs)
>>> vf_per_group = roundup_pow_of_two(num_vfs) / pdn->m64_per_iov;
>>>
>>> for (vf_group = 0; vf_group < M64_PER_IOV; vf_group++) {
>>>+ master_pe = NULL;
>>>+
>>> for (vf_index = vf_group * vf_per_group;
>>> vf_index < (vf_group + 1) * vf_per_group &&
>>> vf_index < num_vfs;
>>> vf_index++) {
>>>+
>>>+ /*
>>>+ * Figure out the master PE and put all slave
>>>+ * PEs to master PE's list.
>>>+ */
>>>+ pe = &phb->ioda.pe_array[pdn->offset + vf_index];
>>>+ if (!master_pe) {
>>>+ pe->flags |= PNV_IODA_PE_MASTER;
>>>+ INIT_LIST_HEAD(&pe->slaves);
>>>+ master_pe = pe;
>>>+ mutex_lock(&phb->ioda.pe_list_mutex);
>>>+ list_add_tail(&pe->list, &phb->ioda.pe_list);
>>>+ mutex_unlock(&phb->ioda.pe_list_mutex);
>>>+ } else {
>>>+ pe->flags |= PNV_IODA_PE_SLAVE;
>>>+ pe->master = master_pe;
>>>+ list_add_tail(&pe->list,
>>>+ &master_pe->slaves);
>>>+ }
>>>+
>>> for (vf_index1 = vf_group * vf_per_group;
>>> vf_index1 < (vf_group + 1) * vf_per_group &&
>>> vf_index1 < num_vfs;
>>>diff --git a/arch/powerpc/platforms/powernv/pci.c b/arch/powerpc/platforms/powernv/pci.c
>>>index 0e4f42e..f3aead0 100644
>>>--- a/arch/powerpc/platforms/powernv/pci.c
>>>+++ b/arch/powerpc/platforms/powernv/pci.c
>>>@@ -739,7 +739,7 @@ void pnv_pci_dma_dev_setup(struct pci_dev *pdev)
>>> struct pci_controller *hose = pci_bus_to_host(pdev->bus);
>>> struct pnv_phb *phb = hose->private_data;
>>> #ifdef CONFIG_PCI_IOV
>>>- struct pnv_ioda_pe *pe;
>>>+ struct pnv_ioda_pe *pe, *slave;
>>> struct pci_dn *pdn;
>>>
>>> /* Fix the VF pdn PE number */
>>>@@ -751,10 +751,23 @@ void pnv_pci_dma_dev_setup(struct pci_dev *pdev)
>>> (pdev->devfn & 0xff))) {
>>> pdn->pe_number = pe->pe_number;
>>> pe->pdev = pdev;
>>>- break;
>>>+ goto found;
>>>+ }
>>>+
>>>+ if ((pe->flags & PNV_IODA_PE_MASTER) &&
>>>+ (pe->flags & PNV_IODA_PE_VF)) {
>>>+ list_for_each_entry(slave, &pe->slaves, list) {
>>>+ if (slave->rid == ((pdev->bus->number << 8)
>>>+ | (pdev->devfn & 0xff))) {
>>>+ pdn->pe_number = slave->pe_number;
>>>+ slave->pdev = pdev;
>>>+ goto found;
>>>+ }
>>>+ }
>>> }
>>> }
>>> }
>>>+found:
>>> #endif /* CONFIG_PCI_IOV */
>>>
>>> if (phb && phb->dma_dev_setup)
>>>--
>>>1.7.9.5
>>
>>--
>>Richard Yang
>>Help you, Help me
--
Richard Yang
Help you, Help me
next prev parent reply other threads:[~2015-09-09 3:36 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-07-17 6:02 [PATCH V9 00/11] VF EEH on Power8 Wei Yang
2015-07-17 6:02 ` [PATCH V9 01/11] PCI/IOV: Rename and export virtfn_add/virtfn_remove Wei Yang
2015-07-17 6:02 ` [PATCH V9 02/11] PCI: Add pcibios_bus_add_device() weak function Wei Yang
2015-07-17 6:02 ` [PATCH V9 03/11] powerpc/pci: Cache VF index in pci_dn Wei Yang
2015-07-17 6:02 ` [PATCH V9 04/11] powerpc/pci: Remove VFs prior to PF Wei Yang
2015-07-17 6:02 ` [PATCH V9 05/11] powerpc/eeh: Cache only BARs, not windows or IOV BARs Wei Yang
2015-07-17 6:02 ` [PATCH V9 06/11] powerpc/powernv: EEH device for VF Wei Yang
2015-07-17 6:02 ` [PATCH V9 07/11] powerpc/eeh: Create PE for VFs Wei Yang
2015-07-17 6:02 ` [PATCH V9 08/11] powerpc/powernv: Support EEH reset for VF PE Wei Yang
2015-07-17 6:02 ` [PATCH V9 09/11] powerpc/powernv: Support PCI config restore for VFs Wei Yang
2015-07-17 6:02 ` [PATCH V9 10/11] powerpc/eeh: Support error recovery for VF PE Wei Yang
2015-07-17 6:02 ` [PATCH V9 11/11] powerpc/powernv: compound PE for VFs Wei Yang
2015-07-29 3:17 ` Wei Yang
2015-09-09 2:48 ` Gavin Shan
2015-09-09 3:36 ` Richard Yang [this message]
2015-09-09 3:52 ` Gavin Shan
2015-09-09 6:00 ` Richard Yang
2015-09-09 4:59 ` Benjamin Herrenschmidt
2015-09-09 5:53 ` Richard Yang
2015-09-09 5:22 ` Alexey Kardashevskiy
2015-09-09 6:01 ` Richard Yang
2015-09-17 0:28 ` Gavin Shan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150909033616.GA5148@richards-mbp.cn.ibm.com \
--to=weiyang@linux.vnet.ibm.com \
--cc=aik@ozlabs.ru \
--cc=bhelgaas@google.com \
--cc=gwshan@linux.vnet.ibm.com \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=mpe@ellerman.id.au \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).