From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-0.7 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C8E52CA9EBB for ; Thu, 24 Oct 2019 20:23:48 +0000 (UTC) Received: from lists.ozlabs.org (lists.ozlabs.org [203.11.71.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 7F5BB21655 for ; Thu, 24 Oct 2019 20:23:48 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 7F5BB21655 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=nxp.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Received: from bilbo.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3]) by lists.ozlabs.org (Postfix) with ESMTP id 46zdxG0vr5zDqdl for ; Fri, 25 Oct 2019 07:23:46 +1100 (AEDT) Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gmail.com (client-ip=209.85.167.196; helo=mail-oi1-f196.google.com; envelope-from=pku.leo@gmail.com; receiver=) Authentication-Results: lists.ozlabs.org; dmarc=fail (p=none dis=none) header.from=nxp.com Received: from mail-oi1-f196.google.com (mail-oi1-f196.google.com [209.85.167.196]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 46zdTd64D0zDqX1 for ; Fri, 25 Oct 2019 07:03:17 +1100 (AEDT) Received: by mail-oi1-f196.google.com with SMTP id 83so21778022oii.1 for ; Thu, 24 Oct 2019 13:03:17 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=igey018oqO3qwGLtBSWMuY/lWCADIgWzGXzdJ93djzQ=; b=f6wp6acnAM7SSmFNzt91zPxOwa3ZbK806fmipWztgTnaYEHMxdDe/kEtFzYaq9HznD x6w1vU6jbSOqwY+rDojIi2fZE9ndhvewvYl2o8TyyMYd9FsNZcMAbmLLyqtqdWhWCoCD h6iIKFeNXfFkR6ymaFNncULo99ZdrfqOi0vTlOptdVqGQsgDba82U7N9g9xTyuWz2U+V 52ZHkv4QeI0X3hvfxNiZ1TGpxtCWWka6Dlc0+gvBaM/X4wyhj3bJBsVya/x8BeQDFB0R lICuY8msl+t33OEI1Zx8SeiaGEklMJ/9LHgKF65vzIJP18ZdiwfpJE5AFJXUJvgI05P3 wjOA== X-Gm-Message-State: APjAAAVvkkHO3oFllyirDSh+/A6zHBqu2ZS1wGwaUbycNfo8hbjOrIsN ENHYeiIBhb8i7jsCkDo3nzV65I5sm1c= X-Google-Smtp-Source: APXvYqw/5TbpPc+F5TWC0Z/RA4NcQGpy/Jif0N9JDL72B+0i91YTFXLVDR9iwUhx7ZWRHgYlDezPKA== X-Received: by 2002:aca:62d5:: with SMTP id w204mr6375415oib.136.1571947392355; Thu, 24 Oct 2019 13:03:12 -0700 (PDT) Received: from mail-oi1-f179.google.com (mail-oi1-f179.google.com. [209.85.167.179]) by smtp.gmail.com with ESMTPSA id 21sm6749564oin.26.2019.10.24.13.03.10 for (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 24 Oct 2019 13:03:10 -0700 (PDT) Received: by mail-oi1-f179.google.com with SMTP id o205so21736649oib.12 for ; Thu, 24 Oct 2019 13:03:10 -0700 (PDT) X-Received: by 2002:aca:d88b:: with SMTP id p133mr6042557oig.51.1571947390375; Thu, 24 Oct 2019 13:03:10 -0700 (PDT) MIME-Version: 1.0 References: <20191018125234.21825-1-linux@rasmusvillemoes.dk>

<679bf33b-8c05-b77a-0cb2-d79dc5bfbe75@rasmusvillemoes.dk> <43033011-1a2a-dea3-e3c9-75895f997407@rasmusvillemoes.dk> In-Reply-To: From: Li Yang Date: Thu, 24 Oct 2019 15:02:59 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH 0/7] towards QE support on ARM To: Qiang Zhao Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-BeenThere: linuxppc-dev@lists.ozlabs.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Timur Tabi , Greg Kroah-Hartman , Rasmus Villemoes , "linux-kernel@vger.kernel.org" , "linux-serial@vger.kernel.org" , Jiri Slaby , "linuxppc-dev@lists.ozlabs.org" , "linux-arm-kernel@lists.infradead.org" Errors-To: linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Sender: "Linuxppc-dev" On Tue, Oct 22, 2019 at 9:54 PM Qiang Zhao wrote: > > On 22/10/2019 18:18, Rasmus Villemoes wrote: > > -----Original Message----- > > From: Rasmus Villemoes > > Sent: 2019=E5=B9=B410=E6=9C=8822=E6=97=A5 18:18 > > To: Qiang Zhao ; Leo Li > > Cc: Timur Tabi ; Greg Kroah-Hartman > > ; linux-kernel@vger.kernel.org; > > linux-serial@vger.kernel.org; Jiri Slaby ; > > linuxppc-dev@lists.ozlabs.org; linux-arm-kernel@lists.infradead.org > > Subject: Re: [PATCH 0/7] towards QE support on ARM > > > > On 22/10/2019 04.24, Qiang Zhao wrote: > > > On Mon, Oct 22, 2019 at 6:11 AM Leo Li wrote > > > > >> Right. I'm really interested in getting this applied to my tree and > > >> make it upstream. Zhao Qiang, can you help to review Rasmus's > > >> patches and comment? > > > > > > As you know, I maintained a similar patchset removing PPC, and someon= e > > told me qe_ic should moved into drivers/irqchip/. > > > I also thought qe_ic is a interrupt control driver, should be moved i= nto dir > > irqchip. > > > > Yes, and I also plan to do that at some point. However, that's orthogon= al to > > making the driver build on ARM, so I don't want to mix the two. Making = it > > usable on ARM is my/our priority currently. > > > > I'd appreciate your input on my patches. > > Yes, we can put this patchset in first place, ensure it can build and wor= k on ARM, then push another patchset to move qe_ic. Right. I would only accept a patch series that can really build and work on ARM. At least the current out-of-tree patches can make it work on ARM. If we accept partial changes, there is no way to make it work on the latest kernel on ARM then. Regards, Leo