From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, NICE_REPLY_A,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id ADE4FC433E6 for ; Mon, 31 Aug 2020 04:38:49 +0000 (UTC) Received: from lists.ozlabs.org (lists.ozlabs.org [203.11.71.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 30827206EB for ; Mon, 31 Aug 2020 04:38:49 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=ozlabs-ru.20150623.gappssmtp.com header.i=@ozlabs-ru.20150623.gappssmtp.com header.b="Q+x7m6LA" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 30827206EB Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=ozlabs.ru Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Received: from bilbo.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3]) by lists.ozlabs.org (Postfix) with ESMTP id 4BfyBv4FQszDqV8 for ; Mon, 31 Aug 2020 14:38:47 +1000 (AEST) Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=ozlabs.ru (client-ip=2607:f8b0:4864:20::1044; helo=mail-pj1-x1044.google.com; envelope-from=aik@ozlabs.ru; receiver=) Authentication-Results: lists.ozlabs.org; dmarc=none (p=none dis=none) header.from=ozlabs.ru Authentication-Results: lists.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=ozlabs-ru.20150623.gappssmtp.com header.i=@ozlabs-ru.20150623.gappssmtp.com header.a=rsa-sha256 header.s=20150623 header.b=Q+x7m6LA; dkim-atps=neutral Received: from mail-pj1-x1044.google.com (mail-pj1-x1044.google.com [IPv6:2607:f8b0:4864:20::1044]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 4Bfy6q0FkCzDqSV for ; Mon, 31 Aug 2020 14:35:14 +1000 (AEST) Received: by mail-pj1-x1044.google.com with SMTP id mw10so2331632pjb.2 for ; Sun, 30 Aug 2020 21:35:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ozlabs-ru.20150623.gappssmtp.com; s=20150623; h=subject:to:cc:references:from:autocrypt:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=ZRKsjZlqONv6JjET5jqtzBi+/eMi7WQHIDXRX1YM9ys=; b=Q+x7m6LA9m3f0/PjnK/9SVxwkHs68SH/zjfs1Yas+dFq4rPVrD0zDfiBzuJ93h+/jv WKnjtmPSeWNZDc64mGT7v7Lj40TALZ9w6LTc8quodR4FfEYgqkx3QYcsCssF+5j0lPxX GW+bCnTz6juVVx5X3Tw1IR1RbPUrN+lp3BKqTgsaj1bODn9l89nsw/rVsjoILyoauhHA F2C8/D4pJQ/LhXDcm9jyqv9LyTtl/9dJ+UKzWu4TFMgm8c/TZ0rX12chGTgVREl9TAJq yRifp8IEP6LK457LuoYpdVvjb9dyMmgCloBBaju7WMn+SVcBPkE404QwZhr9BZE9OiDd UQxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:autocrypt :message-id:date:user-agent:mime-version:in-reply-to :content-language:content-transfer-encoding; bh=ZRKsjZlqONv6JjET5jqtzBi+/eMi7WQHIDXRX1YM9ys=; b=SmPKnmIZBa2lDfxa4mSpmrD24KJzPEUJGA5TEXIvsFOlndZjWarvb7csepE0KjFNwU /cM4ceKlBn0ITFz4+om1uRvtJ8W/IbRE1jb8tzPh7W7NGZwMVOOOWDvWZtDoXgNUXGcJ Kk+9cJ7FEnQ8P925+4vzSW0oj5In6ScHYGYmh7LPlc8NPqto9xmYYcQt/AAZ3Yas5mYo 2+p3sw0RjBN43USmiFk9nfI77B18q+t4OrHF0VhAXRW4So5I4qTGW11TC9SdI4Or+/gM eJjJZ7hd+jthzSspOtcE3oKiKPgXuvpveqyPDR+PqdPf/QDZm9m9MunYaZTv2a6PJzuw C4SA== X-Gm-Message-State: AOAM531syI0OejumdxjH9BM7lOUprNyVqJis7+IRJisCiwSAlw8ifHvY HvwLJxwdNylie38FMJeM4GigKA== X-Google-Smtp-Source: ABdhPJxx9dIg2mxkBfdxgDf2vJz/XytMcpJqk3pkxMWxqFRvBv0b/8MiyniMcseUhnio5R2QJb2hCw== X-Received: by 2002:a17:90a:de10:: with SMTP id m16mr9172760pjv.34.1598848512820; Sun, 30 Aug 2020 21:35:12 -0700 (PDT) Received: from [192.168.10.94] (124-171-83-152.dyn.iinet.net.au. [124.171.83.152]) by smtp.gmail.com with ESMTPSA id hg16sm2370174pjb.37.2020.08.30.21.35.07 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sun, 30 Aug 2020 21:35:11 -0700 (PDT) Subject: Re: [PATCH v1 09/10] powerpc/pseries/iommu: Make use of DDW even if it does not map the partition To: Leonardo Bras , Michael Ellerman , Benjamin Herrenschmidt , Paul Mackerras , Christophe Leroy , Joel Stanley , Thiago Jung Bauermann , Ram Pai , Brian King , Murilo Fossa Vicentini , David Dai References: <20200817234033.442511-1-leobras.c@gmail.com> <20200817234033.442511-10-leobras.c@gmail.com> From: Alexey Kardashevskiy Autocrypt: addr=aik@ozlabs.ru; keydata= mQINBE+rT0sBEADFEI2UtPRsLLvnRf+tI9nA8T91+jDK3NLkqV+2DKHkTGPP5qzDZpRSH6mD EePO1JqpVuIow/wGud9xaPA5uvuVgRS1q7RU8otD+7VLDFzPRiRE4Jfr2CW89Ox6BF+q5ZPV /pS4v4G9eOrw1v09lEKHB9WtiBVhhxKK1LnUjPEH3ifkOkgW7jFfoYgTdtB3XaXVgYnNPDFo PTBYsJy+wr89XfyHr2Ev7BB3Xaf7qICXdBF8MEVY8t/UFsesg4wFWOuzCfqxFmKEaPDZlTuR tfLAeVpslNfWCi5ybPlowLx6KJqOsI9R2a9o4qRXWGP7IwiMRAC3iiPyk9cknt8ee6EUIxI6 t847eFaVKI/6WcxhszI0R6Cj+N4y+1rHfkGWYWupCiHwj9DjILW9iEAncVgQmkNPpUsZECLT WQzMuVSxjuXW4nJ6f4OFHqL2dU//qR+BM/eJ0TT3OnfLcPqfucGxubhT7n/CXUxEy+mvWwnm s9p4uqVpTfEuzQ0/bE6t7dZdPBua7eYox1AQnk8JQDwC3Rn9kZq2O7u5KuJP5MfludMmQevm pHYEMF4vZuIpWcOrrSctJfIIEyhDoDmR34bCXAZfNJ4p4H6TPqPh671uMQV82CfTxTrMhGFq 8WYU2AH86FrVQfWoH09z1WqhlOm/KZhAV5FndwVjQJs1MRXD8QARAQABtCRBbGV4ZXkgS2Fy ZGFzaGV2c2tpeSA8YWlrQG96bGFicy5ydT6JAjgEEwECACIFAk+rT0sCGwMGCwkIBwMCBhUI AgkKCwQWAgMBAh4BAheAAAoJEIYTPdgrwSC5fAIP/0wf/oSYaCq9PhO0UP9zLSEz66SSZUf7 AM9O1rau1lJpT8RoNa0hXFXIVbqPPKPZgorQV8SVmYRLr0oSmPnTiZC82x2dJGOR8x4E01gK TanY53J/Z6+CpYykqcIpOlGsytUTBA+AFOpdaFxnJ9a8p2wA586fhCZHVpV7W6EtUPH1SFTQ q5xvBmr3KkWGjz1FSLH4FeB70zP6uyuf/B2KPmdlPkyuoafl2UrU8LBADi/efc53PZUAREih sm3ch4AxaL4QIWOmlE93S+9nHZSRo9jgGXB1LzAiMRII3/2Leg7O4hBHZ9Nki8/fbDo5///+ kD4L7UNbSUM/ACWHhd4m1zkzTbyRzvL8NAVQ3rckLOmju7Eu9whiPueGMi5sihy9VQKHmEOx OMEhxLRQbzj4ypRLS9a+oxk1BMMu9cd/TccNy0uwx2UUjDQw/cXw2rRWTRCxoKmUsQ+eNWEd iYLW6TCfl9CfHlT6A7Zmeqx2DCeFafqEd69DqR9A8W5rx6LQcl0iOlkNqJxxbbW3ddDsLU/Y r4cY20++WwOhSNghhtrroP+gouTOIrNE/tvG16jHs8nrYBZuc02nfX1/gd8eguNfVX/ZTHiR gHBWe40xBKwBEK2UeqSpeVTohYWGBkcd64naGtK9qHdo1zY1P55lHEc5Uhlk743PgAnOi27Q ns5zuQINBE+rT0sBEACnV6GBSm+25ACT+XAE0t6HHAwDy+UKfPNaQBNTTt31GIk5aXb2Kl/p AgwZhQFEjZwDbl9D/f2GtmUHWKcCmWsYd5M/6Ljnbp0Ti5/xi6FyfqnO+G/wD2VhGcKBId1X Em/B5y1kZVbzcGVjgD3HiRTqE63UPld45bgK2XVbi2+x8lFvzuFq56E3ZsJZ+WrXpArQXib2 hzNFwQleq/KLBDOqTT7H+NpjPFR09Qzfa7wIU6pMNF2uFg5ihb+KatxgRDHg70+BzQfa6PPA o1xioKXW1eHeRGMmULM0Eweuvpc7/STD3K7EJ5bBq8svoXKuRxoWRkAp9Ll65KTUXgfS+c0x gkzJAn8aTG0z/oEJCKPJ08CtYQ5j7AgWJBIqG+PpYrEkhjzSn+DZ5Yl8r+JnZ2cJlYsUHAB9 jwBnWmLCR3gfop65q84zLXRQKWkASRhBp4JK3IS2Zz7Nd/Sqsowwh8x+3/IUxVEIMaVoUaxk Wt8kx40h3VrnLTFRQwQChm/TBtXqVFIuv7/Mhvvcq11xnzKjm2FCnTvCh6T2wJw3de6kYjCO 7wsaQ2y3i1Gkad45S0hzag/AuhQJbieowKecuI7WSeV8AOFVHmgfhKti8t4Ff758Z0tw5Fpc BFDngh6Lty9yR/fKrbkkp6ux1gJ2QncwK1v5kFks82Cgj+DSXK6GUQARAQABiQIfBBgBAgAJ BQJPq09LAhsMAAoJEIYTPdgrwSC5NYEP/2DmcEa7K9A+BT2+G5GXaaiFa098DeDrnjmRvumJ BhA1UdZRdfqICBADmKHlJjj2xYo387sZpS6ABbhrFxM6s37g/pGPvFUFn49C47SqkoGcbeDz Ha7JHyYUC+Tz1dpB8EQDh5xHMXj7t59mRDgsZ2uVBKtXj2ZkbizSHlyoeCfs1gZKQgQE8Ffc F8eWKoqAQtn3j4nE3RXbxzTJJfExjFB53vy2wV48fUBdyoXKwE85fiPglQ8bU++0XdOr9oyy j1llZlB9t3tKVv401JAdX8EN0++ETiOovQdzE1m+6ioDCtKEx84ObZJM0yGSEGEanrWjiwsa nzeK0pJQM9EwoEYi8TBGhHC9ksaAAQipSH7F2OHSYIlYtd91QoiemgclZcSgrxKSJhyFhmLr QEiEILTKn/pqJfhHU/7R7UtlDAmFMUp7ByywB4JLcyD10lTmrEJ0iyRRTVfDrfVP82aMBXgF tKQaCxcmLCaEtrSrYGzd1sSPwJne9ssfq0SE/LM1J7VdCjm6OWV33SwKrfd6rOtvOzgadrG6 3bgUVBw+bsXhWDd8tvuCXmdY4bnUblxF2B6GOwSY43v6suugBttIyW5Bl2tXSTwP+zQisOJo +dpVG2pRr39h+buHB3NY83NEPXm1kUOhduJUA17XUY6QQCAaN4sdwPqHq938S3EmtVhsuQIN BFq54uIBEACtPWrRdrvqfwQF+KMieDAMGdWKGSYSfoEGGJ+iNR8v255IyCMkty+yaHafvzpl PFtBQ/D7Fjv+PoHdFq1BnNTk8u2ngfbre9wd9MvTDsyP/TmpF0wyyTXhhtYvE267Av4X/BQT lT9IXKyAf1fP4BGYdTNgQZmAjrRsVUW0j6gFDrN0rq2J9emkGIPvt9rQt6xGzrd6aXonbg5V j6Uac1F42ESOZkIh5cN6cgnGdqAQb8CgLK92Yc8eiCVCH3cGowtzQ2m6U32qf30cBWmzfSH0 HeYmTP9+5L8qSTA9s3z0228vlaY0cFGcXjdodBeVbhqQYseMF9FXiEyRs28uHAJEyvVZwI49 CnAgVV/n1eZa5qOBpBL+ZSURm8Ii0vgfvGSijPGbvc32UAeAmBWISm7QOmc6sWa1tobCiVmY SNzj5MCNk8z4cddoKIc7Wt197+X/X5JPUF5nQRvg3SEHvfjkS4uEst9GwQBpsbQYH9MYWq2P PdxZ+xQE6v7cNB/pGGyXqKjYCm6v70JOzJFmheuUq0Ljnfhfs15DmZaLCGSMC0Amr+rtefpA y9FO5KaARgdhVjP2svc1F9KmTUGinSfuFm3quadGcQbJw+lJNYIfM7PMS9fftq6vCUBoGu3L j4xlgA/uQl/LPneu9mcvit8JqcWGS3fO+YeagUOon1TRqQARAQABiQRsBBgBCAAgFiEEZSrP ibrORRTHQ99dhhM92CvBILkFAlq54uICGwICQAkQhhM92CvBILnBdCAEGQEIAB0WIQQIhvWx rCU+BGX+nH3N7sq0YorTbQUCWrni4gAKCRDN7sq0YorTbVVSD/9V1xkVFyUCZfWlRuryBRZm S4GVaNtiV2nfUfcThQBfF0sSW/aFkLP6y+35wlOGJE65Riw1C2Ca9WQYk0xKvcZrmuYkK3DZ 0M9/Ikkj5/2v0vxz5Z5w/9+IaCrnk7pTnHZuZqOh23NeVZGBls/IDIvvLEjpD5UYicH0wxv+ X6cl1RoP2Kiyvenf0cS73O22qSEw0Qb9SId8wh0+ClWet2E7hkjWFkQfgJ3hujR/JtwDT/8h 3oCZFR0KuMPHRDsCepaqb/k7VSGTLBjVDOmr6/C9FHSjq0WrVB9LGOkdnr/xcISDZcMIpbRm EkIQ91LkT/HYIImL33ynPB0SmA+1TyMgOMZ4bakFCEn1vxB8Ir8qx5O0lHMOiWMJAp/PAZB2 r4XSSHNlXUaWUg1w3SG2CQKMFX7vzA31ZeEiWO8tj/c2ZjQmYjTLlfDK04WpOy1vTeP45LG2 wwtMA1pKvQ9UdbYbovz92oyZXHq81+k5Fj/YA1y2PI4MdHO4QobzgREoPGDkn6QlbJUBf4To pEbIGgW5LRPLuFlOPWHmIS/sdXDrllPc29aX2P7zdD/ivHABslHmt7vN3QY+hG0xgsCO1JG5 pLORF2N5XpM95zxkZqvYfC5tS/qhKyMcn1kC0fcRySVVeR3tUkU8/caCqxOqeMe2B6yTiU1P aNDq25qYFLeYxg67D/4w/P6BvNxNxk8hx6oQ10TOlnmeWp1q0cuutccblU3ryRFLDJSngTEu ZgnOt5dUFuOZxmMkqXGPHP1iOb+YDznHmC0FYZFG2KAc9pO0WuO7uT70lL6larTQrEneTDxQ CMQLP3qAJ/2aBH6SzHIQ7sfbsxy/63jAiHiT3cOaxAKsWkoV2HQpnmPOJ9u02TPjYmdpeIfa X2tXyeBixa3i/6dWJ4nIp3vGQicQkut1YBwR7dJq67/FCV3Mlj94jI0myHT5PIrCS2S8LtWX ikTJSxWUKmh7OP5mrqhwNe0ezgGiWxxvyNwThOHc5JvpzJLd32VDFilbxgu4Hhnf6LcgZJ2c Zd44XWqUu7FzVOYaSgIvTP0hNrBYm/E6M7yrLbs3JY74fGzPWGRbBUHTZXQEqQnZglXaVB5V ZhSFtHopZnBSCUSNDbB+QGy4B/E++Bb02IBTGl/JxmOwG+kZUnymsPvTtnNIeTLHxN/H/ae0 c7E5M+/NpslPCmYnDjs5qg0/3ihh6XuOGggZQOqrYPC3PnsNs3NxirwOkVPQgO6mXxpuifvJ DG9EMkK8IBXnLulqVk54kf7fE0jT/d8RTtJIA92GzsgdK2rpT1MBKKVffjRFGwN7nQVOzi4T XrB5p+6ML7Bd84xOEGsj/vdaXmz1esuH7BOZAGEZfLRCHJ0GVCSssg== Message-ID: Date: Mon, 31 Aug 2020 14:35:06 +1000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.11.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit X-BeenThere: linuxppc-dev@lists.ozlabs.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org Errors-To: linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Sender: "Linuxppc-dev" On 29/08/2020 04:36, Leonardo Bras wrote: > On Mon, 2020-08-24 at 15:17 +1000, Alexey Kardashevskiy wrote: >> >> On 18/08/2020 09:40, Leonardo Bras wrote: >>> As of today, if the biggest DDW that can be created can't map the whole >>> partition, it's creation is skipped and the default DMA window >>> "ibm,dma-window" is used instead. >>> >>> DDW is 16x bigger than the default DMA window, >> >> 16x only under very specific circumstances which are >> 1. phyp >> 2. sriov >> 3. device class in hmc (or what that priority number is in the lpar config). > > Yeah, missing details. > >>> having the same amount of >>> pages, but increasing the page size to 64k. >>> Besides larger DMA window, >> >> "Besides being larger"? > > You are right there. > >> >>> it performs better for allocations over 4k, >> >> Better how? > > I was thinking for allocations larger than (512 * 4k), since >2 > hypercalls are needed here, and for 64k pages would still be just 1 > hypercall up to (512 * 64k). > But yeah, not the usual case anyway. Yup. > >> >>> so it would be nice to use it instead. >> >> I'd rather say something like: >> === >> So far we assumed we can map the guest RAM 1:1 to the bus which worked >> with a small number of devices. SRIOV changes it as the user can >> configure hundreds VFs and since phyp preallocates TCEs and does not >> allow IOMMU pages bigger than 64K, it has to limit the number of TCEs >> per a PE to limit waste of physical pages. >> === > > I mixed this in my commit message, it looks like this: > > === > powerpc/pseries/iommu: Make use of DDW for indirect mapping > > So far it's assumed possible to map the guest RAM 1:1 to the bus, which > works with a small number of devices. SRIOV changes it as the user can > configure hundreds VFs and since phyp preallocates TCEs and does not > allow IOMMU pages bigger than 64K, it has to limit the number of TCEs > per a PE to limit waste of physical pages. > > As of today, if the assumed direct mapping is not possible, DDW > creation is skipped and the default DMA window "ibm,dma-window" is used > instead. > > The default DMA window uses 4k pages instead of 64k pages, and since > the amount of pages is the same, Is the amount really the same? I thought you can prioritize some VFs over others (== allocate different number of TCEs). Does it really matter if it is the same? > making use of DDW instead of the > default DMA window for indirect mapping will expand in 16x the amount > of memory that can be mapped on DMA. Stop saying "16x", it is not guaranteed by anything :) > > The DDW created will be used for direct mapping by default. [...] > === > > What do you think? > >>> The DDW created will be used for direct mapping by default. >>> If it's not available, indirect mapping will be used instead. >>> >>> For indirect mapping, it's necessary to update the iommu_table so >>> iommu_alloc() can use the DDW created. For this, >>> iommu_table_update_window() is called when everything else succeeds >>> at enable_ddw(). >>> >>> Removing the default DMA window for using DDW with indirect mapping >>> is only allowed if there is no current IOMMU memory allocated in >>> the iommu_table. enable_ddw() is aborted otherwise. >>> >>> As there will never have both direct and indirect mappings at the same >>> time, the same property name can be used for the created DDW. >>> >>> So renaming >>> define DIRECT64_PROPNAME "linux,direct64-ddr-window-info" >>> to >>> define DMA64_PROPNAME "linux,dma64-ddr-window-info" >>> looks the right thing to do. >> >> I know I suggested this but this does not look so good anymore as I >> suspect it breaks kexec (from older kernel to this one) so you either >> need to check for both DT names or just keep the old one. Changing the >> macro name is fine. >> > > Yeah, having 'direct' in the name don't really makes sense if it's used > for indirect mapping. I will just add this new define instead of > replacing the old one, and check for both. > Is that ok? No, having two of these does not seem right or useful. It is pseries which does not use petitboot (relies on grub instead so until the target kernel is started, there will be no ddw) so realistically we need this property for kexec/kdump which uses the same kernel but different initramdisk so for that purpose we need the same property name. But I can see myself annoyed when I try petitboot in the hacked pseries qemu and things may crash :) On this basis I'd suggest keeping the name and adding a comment next to it that it is not always "direct" anymore. > >> >>> To make sure the property differentiates both cases, a new u32 for flags >>> was added at the end of the property, where BIT(0) set means direct >>> mapping. >>> >>> Signed-off-by: Leonardo Bras >>> --- >>> arch/powerpc/platforms/pseries/iommu.c | 108 +++++++++++++++++++------ >>> 1 file changed, 84 insertions(+), 24 deletions(-) >>> >>> diff --git a/arch/powerpc/platforms/pseries/iommu.c b/arch/powerpc/platforms/pseries/iommu.c >>> index 3a1ef02ad9d5..9544e3c91ced 100644 >>> --- a/arch/powerpc/platforms/pseries/iommu.c >>> +++ b/arch/powerpc/platforms/pseries/iommu.c >>> @@ -350,8 +350,11 @@ struct dynamic_dma_window_prop { >>> __be64 dma_base; /* address hi,lo */ >>> __be32 tce_shift; /* ilog2(tce_page_size) */ >>> __be32 window_shift; /* ilog2(tce_window_size) */ >>> + __be32 flags; /* DDW properties, see bellow */ >>> }; >>> >>> +#define DDW_FLAGS_DIRECT 0x01 >> >> This is set if ((1<= ddw_memory_hotplug_max()), you >> could simply check window_shift and drop the flags. >> > > Yeah, it's better this way, I will revert this. > >> >>> + >>> struct direct_window { >>> struct device_node *device; >>> const struct dynamic_dma_window_prop *prop; >>> @@ -377,7 +380,7 @@ static LIST_HEAD(direct_window_list); >>> static DEFINE_SPINLOCK(direct_window_list_lock); >>> /* protects initializing window twice for same device */ >>> static DEFINE_MUTEX(direct_window_init_mutex); >>> -#define DIRECT64_PROPNAME "linux,direct64-ddr-window-info" >>> +#define DMA64_PROPNAME "linux,dma64-ddr-window-info" >>> >>> static int tce_clearrange_multi_pSeriesLP(unsigned long start_pfn, >>> unsigned long num_pfn, const void *arg) >>> @@ -836,7 +839,7 @@ static void remove_ddw(struct device_node *np, bool remove_prop) >>> if (ret) >>> return; >>> >>> - win = of_find_property(np, DIRECT64_PROPNAME, NULL); >>> + win = of_find_property(np, DMA64_PROPNAME, NULL); >>> if (!win) >>> return; >>> >>> @@ -852,7 +855,7 @@ static void remove_ddw(struct device_node *np, bool remove_prop) >>> np, ret); >>> } >>> >>> -static bool find_existing_ddw(struct device_node *pdn, u64 *dma_addr) >>> +static bool find_existing_ddw(struct device_node *pdn, u64 *dma_addr, bool *direct_mapping) >>> { >>> struct direct_window *window; >>> const struct dynamic_dma_window_prop *direct64; >>> @@ -864,6 +867,7 @@ static bool find_existing_ddw(struct device_node *pdn, u64 *dma_addr) >>> if (window->device == pdn) { >>> direct64 = window->prop; >>> *dma_addr = be64_to_cpu(direct64->dma_base); >>> + *direct_mapping = be32_to_cpu(direct64->flags) & DDW_FLAGS_DIRECT; >>> found = true; >>> break; >>> } >>> @@ -901,8 +905,8 @@ static int find_existing_ddw_windows(void) >>> if (!firmware_has_feature(FW_FEATURE_LPAR)) >>> return 0; >>> >>> - for_each_node_with_property(pdn, DIRECT64_PROPNAME) { >>> - direct64 = of_get_property(pdn, DIRECT64_PROPNAME, &len); >>> + for_each_node_with_property(pdn, DMA64_PROPNAME) { >>> + direct64 = of_get_property(pdn, DMA64_PROPNAME, &len); >>> if (!direct64) >>> continue; >>> >>> @@ -1124,7 +1128,8 @@ static void reset_dma_window(struct pci_dev *dev, struct device_node *par_dn) >>> } >>> >>> static int ddw_property_create(struct property **ddw_win, const char *propname, >>> - u32 liobn, u64 dma_addr, u32 page_shift, u32 window_shift) >>> + u32 liobn, u64 dma_addr, u32 page_shift, >>> + u32 window_shift, bool direct_mapping) >>> { >>> struct dynamic_dma_window_prop *ddwprop; >>> struct property *win64; >>> @@ -1144,6 +1149,36 @@ static int ddw_property_create(struct property **ddw_win, const char *propname, >>> ddwprop->dma_base = cpu_to_be64(dma_addr); >>> ddwprop->tce_shift = cpu_to_be32(page_shift); >>> ddwprop->window_shift = cpu_to_be32(window_shift); >>> + if (direct_mapping) >>> + ddwprop->flags = cpu_to_be32(DDW_FLAGS_DIRECT); >>> + >>> + return 0; >>> +} >>> + >>> +static int iommu_table_update_window(struct iommu_table **tbl, int nid, unsigned long liobn, >>> + unsigned long win_addr, unsigned long page_shift, >>> + unsigned long window_size) >> >> Rather strange helper imho. I'd extract the most of >> iommu_table_setparms_lpar() into iommu_table_setparms() (except >> of_parse_dma_window) and call new helper from where you call >> iommu_table_update_window; and do >> iommu_pseries_alloc_table/iommu_tce_table_put there. >> > > I don't see how to extract iommu_table_setparms_lpar() into > iommu_table_setparms(), they look to be used for different machine > types. > > Do mean you extracting most of iommu_table_setparms_lpar() (and maybe > iommu_table_setparms() ) into a new helper, which is called in both > functions and use it instead of iommu_table_update_window() ? Yes, this. > >> >>> +{ >>> + struct iommu_table *new_tbl, *old_tbl; >>> + >>> + new_tbl = iommu_pseries_alloc_table(nid); >>> + if (!new_tbl) >>> + return -ENOMEM; >>> + >>> + old_tbl = *tbl; >>> + new_tbl->it_index = liobn; >>> + new_tbl->it_offset = win_addr >> page_shift; >>> + new_tbl->it_page_shift = page_shift; >>> + new_tbl->it_size = window_size >> page_shift; >>> + new_tbl->it_base = old_tbl->it_base; >> >> Should not be used in pseries. >> > > The point here is to migrate the values from the older tbl to the The actual window/table is new (on the hypervisor side), you are not migrating a single TCE, you deleted one whole window and created another whole window, calling it "migration" is confusing, especially when PAPR actually defines TCE migration. > newer. I Would like to understand why this is bad, if it will still be > 'unused' as the older tbl. Having explicit values is more readable imho. >> >>> + new_tbl->it_busno = old_tbl->it_busno; >>> + new_tbl->it_blocksize = old_tbl->it_blocksize; >> >> 16 for pseries and does not change (may be even make it a macro). >> >>> + new_tbl->it_type = old_tbl->it_type; >> >> TCE_PCI. >> > > Same as above. > >> >>> + new_tbl->it_ops = old_tbl->it_ops; >>> + >>> + iommu_init_table(new_tbl, nid, old_tbl->it_reserved_start, old_tbl->it_reserved_end); >>> + iommu_tce_table_put(old_tbl); >>> + *tbl = new_tbl; >>> >>> return 0; >>> } >>> @@ -1171,12 +1206,16 @@ static bool enable_ddw(struct pci_dev *dev, struct device_node *pdn) >>> struct direct_window *window; >>> struct property *win64 = NULL; >>> struct failed_ddw_pdn *fpdn; >>> - bool default_win_removed = false; >>> + bool default_win_removed = false, maps_whole_partition = false; >> >> s/maps_whole_partition/direct_mapping/ >> > > Sure, I will get it replaced. > >> >>> + struct pci_dn *pci = PCI_DN(pdn); >>> + struct iommu_table *tbl = pci->table_group->tables[0]; >>> >>> mutex_lock(&direct_window_init_mutex); >>> >>> - if (find_existing_ddw(pdn, &dev->dev.archdata.dma_offset)) >>> - goto out_unlock; >>> + if (find_existing_ddw(pdn, &dev->dev.archdata.dma_offset, &maps_whole_partition)) { >>> + mutex_unlock(&direct_window_init_mutex); >>> + return maps_whole_partition; >>> + } >>> >>> /* >>> * If we already went through this for a previous function of >>> @@ -1258,16 +1297,24 @@ static bool enable_ddw(struct pci_dev *dev, struct device_node *pdn) >>> query.page_size); >>> goto out_failed; >>> } >>> + >>> /* verify the window * number of ptes will map the partition */ >>> - /* check largest block * page size > max memory hotplug addr */ >>> max_addr = ddw_memory_hotplug_max(); >>> if (query.largest_available_block < (max_addr >> page_shift)) { >>> - dev_dbg(&dev->dev, "can't map partition max 0x%llx with %llu " >>> - "%llu-sized pages\n", max_addr, query.largest_available_block, >>> - 1ULL << page_shift); >>> - goto out_failed; >>> + dev_dbg(&dev->dev, "can't map partition max 0x%llx with %llu %llu-sized pages\n", >>> + max_addr, query.largest_available_block, >>> + 1ULL << page_shift); >>> + >>> + len = order_base_2(query.largest_available_block << page_shift); >>> + } else { >>> + maps_whole_partition = true; >>> + len = order_base_2(max_addr); >>> } >>> - len = order_base_2(max_addr); >>> + >>> + /* DDW + IOMMU on single window may fail if there is any allocation */ >>> + if (default_win_removed && !maps_whole_partition && >>> + iommu_table_in_use(tbl)) >>> + goto out_failed; >>> >>> ret = create_ddw(dev, ddw_avail, &create, page_shift, len); >>> if (ret != 0) >>> @@ -1277,8 +1324,8 @@ static bool enable_ddw(struct pci_dev *dev, struct device_node *pdn) >>> create.liobn, dn); >>> >>> win_addr = ((u64)create.addr_hi << 32) | create.addr_lo; >>> - ret = ddw_property_create(&win64, DIRECT64_PROPNAME, create.liobn, win_addr, >>> - page_shift, len); >>> + ret = ddw_property_create(&win64, DMA64_PROPNAME, create.liobn, win_addr, >>> + page_shift, len, maps_whole_partition); >>> if (ret) { >>> dev_info(&dev->dev, >>> "couldn't allocate property, property name, or value\n"); >>> @@ -1297,12 +1344,25 @@ static bool enable_ddw(struct pci_dev *dev, struct device_node *pdn) >>> if (!window) >>> goto out_prop_del; >>> >>> - ret = walk_system_ram_range(0, memblock_end_of_DRAM() >> PAGE_SHIFT, >>> - win64->value, tce_setrange_multi_pSeriesLP_walk); >>> - if (ret) { >>> - dev_info(&dev->dev, "failed to map direct window for %pOF: %d\n", >>> - dn, ret); >>> - goto out_free_window; >>> + if (maps_whole_partition) { >>> + /* DDW maps the whole partition, so enable direct DMA mapping */ >>> + ret = walk_system_ram_range(0, memblock_end_of_DRAM() >> PAGE_SHIFT, >>> + win64->value, tce_setrange_multi_pSeriesLP_walk); >>> + if (ret) { >>> + dev_info(&dev->dev, "failed to map direct window for %pOF: %d\n", >>> + dn, ret); >>> + goto out_free_window; >>> + } >>> + } else { >>> + /* New table for using DDW instead of the default DMA window */ >>> + if (iommu_table_update_window(&tbl, pci->phb->node, create.liobn, >>> + win_addr, page_shift, 1UL << len)) >>> + goto out_free_window; >>> + >>> + set_iommu_table_base(&dev->dev, tbl); >>> + WARN_ON(dev->dev.archdata.dma_offset >= SZ_4G); >> >> What is this check for exactly? Why 4G, not >= 0, for example? > > I am not really sure, you suggested adding it here: > http://patchwork.ozlabs.org/project/linuxppc-dev/patch/20200716071658.467820-6-leobras.c@gmail.com/#2488874 Ah right I did suggest this :) My bad. I think I suggested it before suggesting to keep the reserved area boundaries checked/adjusted to the window boundaries, may as well drop this. Thanks, > > I can remove it if it's ok. > >> >>> + goto out_unlock; >>> + >>> } >>> >>> dev->dev.archdata.dma_offset = win_addr; >>> @@ -1340,7 +1400,7 @@ static bool enable_ddw(struct pci_dev *dev, struct device_node *pdn) >>> >>> out_unlock: >>> mutex_unlock(&direct_window_init_mutex); >>> - return win64; >>> + return win64 && maps_whole_partition; >>> } >>> >>> static void pci_dma_dev_setup_pSeriesLP(struct pci_dev *dev) >>> > -- Alexey