From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-0.6 required=3.0 tests=DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_PASS,T_DKIM_INVALID, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 16C3DC43A1D for ; Wed, 11 Jul 2018 22:36:30 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id AB53820C0E for ; Wed, 11 Jul 2018 22:36:29 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="key not found in DNS" (0-bit key) header.d=codeaurora.org header.i=@codeaurora.org header.b="fjlrQPUx"; dkim=fail reason="key not found in DNS" (0-bit key) header.d=codeaurora.org header.i=@codeaurora.org header.b="FWPkZf/v" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org AB53820C0E Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390673AbeGKWmu (ORCPT ); Wed, 11 Jul 2018 18:42:50 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:49766 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1733175AbeGKWmt (ORCPT ); Wed, 11 Jul 2018 18:42:49 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 79D7A60795; Wed, 11 Jul 2018 22:36:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1531348580; bh=aICReMryhERaMIA/USj5t0bgB28l3Ucs0I3w5I7XW7E=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=fjlrQPUxep8OX2tWTzv6T1f0a5KxwxNvPFOfvC0B3AxH6QeCkic7v1iOLPP8ZnL8J mXhYOj/w1R1KRzWbRdV+LkOdMFBBHg3q3FFdQKkHViIMKTj/e0T4wWIkRz8BQAeVVh oRHFTBfVB5e3r2apOcsQ8LcnS8+RdGL9Reb5tacg= Received: from [10.46.160.165] (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: collinsd@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 0F84560250; Wed, 11 Jul 2018 22:36:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1531348579; bh=aICReMryhERaMIA/USj5t0bgB28l3Ucs0I3w5I7XW7E=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=FWPkZf/vJax7dC/QfCMiCdqXBg9+2oBDwEmgsmsiIIwarraKHqDk8/EB0HQ9IP8mE nWVI+3UffhZoC0tKMoKVNQ/A3gZd6GrG8gAUC6Tiz4ugtv9Ne+EOUi1J4p+mEqh3Tj EaDhCWQXjz2w5iitru69WnvphcaKWbIrmKAkEGFk= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 0F84560250 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=collinsd@codeaurora.org Subject: Re: [PATCH 3/3] arm64: dts: qcom: pm8998: Add thermal zone To: Doug Anderson Cc: Matthias Kaehlcke , Andy Gross , David Brown , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , "open list:ARM/QUALCOMM SUPPORT" , linux-arm-msm , Linux ARM , LKML , Stephen Boyd References: <20180628210915.160893-1-mka@chromium.org> <20180628210915.160893-3-mka@chromium.org> <20180629185102.GV129942@google.com> <3b5054bb-76e4-a06f-54bb-e6ea7bbbcc69@codeaurora.org> <20180629235417.GY129942@google.com> <8144dd3c-6138-7f16-ec17-d75e84fcfb34@codeaurora.org> From: David Collins Message-ID: <03904a71-c6be-4f93-ad43-7d25631f9a04@codeaurora.org> Date: Wed, 11 Jul 2018 15:36:18 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.1.1 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello Doug, > On Tue, Jul 10, 2018 at 10:45 AM, David Collins wrote: >> On 06/29/2018 04:54 PM, Matthias Kaehlcke wrote: >>> On Fri, Jun 29, 2018 at 02:29:55PM -0700, David Collins wrote: >> ... >>>> The PMIC TEMP_ALARM hardware peripheral will perform an automatic partial >>>> PMIC shutdown upon hitting over-temperature stage 2 (125 C). This turns >>>> off peripherals within the PMIC that are expected to draw significant >>>> current. The set of peripherals included varies between PMICs. This >>>> partial shutdown will occur simultaneously with the triggering of an >>>> interrupt to the APPS processor that informs the qcom-spmi-temp-alarm >>>> driver that an over-temperature threshold has been crossed. >>>> >>>> The TEMP_ALARM peripheral will perform an automatic full PMIC shutdown >>>> upon hitting over-temperature stage 3 (145 C). Software won't receive an >>>> interrupt in this case because all power is cut. >>> >>> This information is very useful, thanks David! >>> >>> The (partial) hardware shutdown seems like a good measure of last >>> resort, however I suppose we prefer Linux to initiate a shutdown >>> before losing part of the peripherals (drivers might not be happy >>> about this and probably not revover even when the temperature goes >>> down again) or reach a full PMIC shutdown. >>> >>> Please let me know if there are reasons to prefer to go the hardware >>> limits, it's also an option for device makers to overwrite these >>> settings if they want different behavior. >> >> Disabling stage 3 automatic full PMIC shutdown at 145 C is definitely a >> bad idea. This exists as a last resort in order to save the hardware and >> ensure end user safety in case of excessive temperature even if software >> is locked up. >> >> Disabling stage 2 automatic partial PMIC shutdown at 125 C is not >> recommended as the PMIC is already outside of reasonable operating >> conditions and needs to take corrective action quickly. However, doing so >> may be acceptable if software is taking action to shut down the system >> immediately upon receiving the stage 2 over-temperature interrupt. >> Just to confirm: is it expected that at stage 2 the CPU's on the SoC > should continue running even with partial PMIC shutdown enabled? This is not guaranteed. > It sounded to me like partial PMIC shutdown was supposed to shut down > high-power rails that were not essential to the task of performing an > orderly shutdown. Shutting down high-power peripherals is accurate; however, special care is not taken to ensure that an orderly shutdown is possible. At the very least, the HW and SW state will be out of sync for the peripherals that are shut down. > I think Matthias was seeing that when he reached stage 2 and partial > PMIC shutdown happened that the system was just falling on the floor. > ...maybe we just have things configured incorrectly? More information about the exact crash steps would be helpful to investigate this further. I'm not sure how much time you want to put into it though. Disabling stage 2 partial shutdown and then using software to perform a controlled shutdown at 125 C is probably the best option for you at this point. Take care, David -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project