* [PATCH 0/2] soc: bcm: brcmstb: biuctrl: Add support for two
@ 2021-09-14 22:21 Florian Fainelli
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP interface for 72113 Florian Fainelli
` (2 more replies)
0 siblings, 3 replies; 7+ messages in thread
From: Florian Fainelli @ 2021-09-14 22:21 UTC (permalink / raw)
To: linux-arm-kernel
Cc: Florian Fainelli, maintainer:BROADCOM BCM7XXX ARM ARCHITECTURE,
open list
This patch series adds two chips (72113 and 72116) to the list of
supported BIU/MCP tuning list.
Florian Fainelli (2):
soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72113
soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72116
drivers/soc/bcm/brcmstb/biuctrl.c | 2 ++
1 file changed, 2 insertions(+)
--
2.25.1
^ permalink raw reply [flat|nested] 7+ messages in thread
* [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP interface for 72113
2021-09-14 22:21 [PATCH 0/2] soc: bcm: brcmstb: biuctrl: Add support for two Florian Fainelli
@ 2021-09-14 22:21 ` Florian Fainelli
2021-09-14 22:23 ` Florian Fainelli
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings " Florian Fainelli
2021-09-14 22:21 ` [PATCH 2/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72116 Florian Fainelli
2 siblings, 1 reply; 7+ messages in thread
From: Florian Fainelli @ 2021-09-14 22:21 UTC (permalink / raw)
To: linux-arm-kernel
Cc: Florian Fainelli, maintainer:BROADCOM BCM7XXX ARM ARCHITECTURE,
open list
72113 uses a dual core Cortex-A72 CPU complex which requires tuning of
its bus interface unit the same way that the existing Cortex-A72 based
systems are tuned.
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
---
drivers/soc/bcm/brcmstb/biuctrl.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/soc/bcm/brcmstb/biuctrl.c b/drivers/soc/bcm/brcmstb/biuctrl.c
index 7f8dc302ae6e..e6579fc82b9e 100644
--- a/drivers/soc/bcm/brcmstb/biuctrl.c
+++ b/drivers/soc/bcm/brcmstb/biuctrl.c
@@ -136,6 +136,7 @@ static int __init mcp_write_pairing_set(void)
static const u32 a72_b53_mach_compat[] = {
0x7211,
+ 0x72113,
0x7216,
0x72164,
0x72165,
--
2.25.1
^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72113
2021-09-14 22:21 [PATCH 0/2] soc: bcm: brcmstb: biuctrl: Add support for two Florian Fainelli
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP interface for 72113 Florian Fainelli
@ 2021-09-14 22:21 ` Florian Fainelli
2021-09-16 22:31 ` Florian Fainelli
2021-09-14 22:21 ` [PATCH 2/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72116 Florian Fainelli
2 siblings, 1 reply; 7+ messages in thread
From: Florian Fainelli @ 2021-09-14 22:21 UTC (permalink / raw)
To: linux-arm-kernel
Cc: Florian Fainelli, maintainer:BROADCOM BCM7XXX ARM ARCHITECTURE,
open list
72113 uses a dual core Cortex-A72 CPU complex which requires tuning of
its bus interface unit the same way that the existing Cortex-A72 based
systems are tuned.
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
---
drivers/soc/bcm/brcmstb/biuctrl.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/soc/bcm/brcmstb/biuctrl.c b/drivers/soc/bcm/brcmstb/biuctrl.c
index 7f8dc302ae6e..e6579fc82b9e 100644
--- a/drivers/soc/bcm/brcmstb/biuctrl.c
+++ b/drivers/soc/bcm/brcmstb/biuctrl.c
@@ -136,6 +136,7 @@ static int __init mcp_write_pairing_set(void)
static const u32 a72_b53_mach_compat[] = {
0x7211,
+ 0x72113,
0x7216,
0x72164,
0x72165,
--
2.25.1
^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH 2/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72116
2021-09-14 22:21 [PATCH 0/2] soc: bcm: brcmstb: biuctrl: Add support for two Florian Fainelli
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP interface for 72113 Florian Fainelli
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings " Florian Fainelli
@ 2021-09-14 22:21 ` Florian Fainelli
2021-09-16 22:31 ` Florian Fainelli
2 siblings, 1 reply; 7+ messages in thread
From: Florian Fainelli @ 2021-09-14 22:21 UTC (permalink / raw)
To: linux-arm-kernel
Cc: Florian Fainelli, maintainer:BROADCOM BCM7XXX ARM ARCHITECTURE,
open list
72116 uses a quad core Brahma-B53 CPU complex which uses the same tuning
as done for previous chips, add that chip to the list.
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
---
drivers/soc/bcm/brcmstb/biuctrl.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/soc/bcm/brcmstb/biuctrl.c b/drivers/soc/bcm/brcmstb/biuctrl.c
index e6579fc82b9e..2c975d79fe8e 100644
--- a/drivers/soc/bcm/brcmstb/biuctrl.c
+++ b/drivers/soc/bcm/brcmstb/biuctrl.c
@@ -137,6 +137,7 @@ static int __init mcp_write_pairing_set(void)
static const u32 a72_b53_mach_compat[] = {
0x7211,
0x72113,
+ 0x72116,
0x7216,
0x72164,
0x72165,
--
2.25.1
^ permalink raw reply related [flat|nested] 7+ messages in thread
* Re: [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP interface for 72113
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP interface for 72113 Florian Fainelli
@ 2021-09-14 22:23 ` Florian Fainelli
0 siblings, 0 replies; 7+ messages in thread
From: Florian Fainelli @ 2021-09-14 22:23 UTC (permalink / raw)
To: Florian Fainelli, linux-arm-kernel
Cc: maintainer:BROADCOM BCM7XXX ARM ARCHITECTURE, open list
On 9/14/21 3:21 PM, Florian Fainelli wrote:
> 72113 uses a dual core Cortex-A72 CPU complex which requires tuning of
> its bus interface unit the same way that the existing Cortex-A72 based
> systems are tuned.
>
> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Meh, this one is a duplicate, I will drop it while applying the other
two patches.
--
Florian
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72113
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings " Florian Fainelli
@ 2021-09-16 22:31 ` Florian Fainelli
0 siblings, 0 replies; 7+ messages in thread
From: Florian Fainelli @ 2021-09-16 22:31 UTC (permalink / raw)
To: bcm-kernel-feedback-list, linux-arm-kernel; +Cc: open list
On Tue, 14 Sep 2021 15:21:45 -0700, Florian Fainelli <f.fainelli@gmail.com> wrote:
> 72113 uses a dual core Cortex-A72 CPU complex which requires tuning of
> its bus interface unit the same way that the existing Cortex-A72 based
> systems are tuned.
>
> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
> ---
Applied to https://github.com/Broadcom/stblinux/commits/drivers/next, thanks!
--
Florian
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH 2/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72116
2021-09-14 22:21 ` [PATCH 2/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72116 Florian Fainelli
@ 2021-09-16 22:31 ` Florian Fainelli
0 siblings, 0 replies; 7+ messages in thread
From: Florian Fainelli @ 2021-09-16 22:31 UTC (permalink / raw)
To: bcm-kernel-feedback-list, linux-arm-kernel; +Cc: open list
On Tue, 14 Sep 2021 15:21:46 -0700, Florian Fainelli <f.fainelli@gmail.com> wrote:
> 72116 uses a quad core Brahma-B53 CPU complex which uses the same tuning
> as done for previous chips, add that chip to the list.
>
> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
> ---
Applied to https://github.com/Broadcom/stblinux/commits/drivers/next, thanks!
--
Florian
^ permalink raw reply [flat|nested] 7+ messages in thread
end of thread, other threads:[~2021-09-16 22:31 UTC | newest]
Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-09-14 22:21 [PATCH 0/2] soc: bcm: brcmstb: biuctrl: Add support for two Florian Fainelli
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP interface for 72113 Florian Fainelli
2021-09-14 22:23 ` Florian Fainelli
2021-09-14 22:21 ` [PATCH 1/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings " Florian Fainelli
2021-09-16 22:31 ` Florian Fainelli
2021-09-14 22:21 ` [PATCH 2/2] soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72116 Florian Fainelli
2021-09-16 22:31 ` Florian Fainelli
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).