From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758365Ab3KHVVd (ORCPT ); Fri, 8 Nov 2013 16:21:33 -0500 Received: from mail-pd0-f174.google.com ([209.85.192.174]:62854 "EHLO mail-pd0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758261Ab3KHVV3 (ORCPT ); Fri, 8 Nov 2013 16:21:29 -0500 From: Soren Brinkmann To: Rob Herring , Pawel Moll , Mark Rutland , Stephen Warren , Ian Campbell , Russell King , Michal Simek , Daniel Lezcano , Thomas Gleixner Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Soren Brinkmann Subject: [PATCH 2/7] arm: dt: zynq: Add 'cpus' node Date: Fri, 8 Nov 2013 13:21:12 -0800 Message-Id: <1383945677-29674-3-git-send-email-soren.brinkmann@xilinx.com> X-Mailer: git-send-email 1.8.4.2 In-Reply-To: <1383945677-29674-1-git-send-email-soren.brinkmann@xilinx.com> References: <1383945677-29674-1-git-send-email-soren.brinkmann@xilinx.com> Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a 'cpus' node to describe the CPU cores of Zynq. Signed-off-by: Soren Brinkmann Acked-by: Peter Crosthwaite --- arch/arm/boot/dts/zynq-7000.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm/boot/dts/zynq-7000.dtsi b/arch/arm/boot/dts/zynq-7000.dtsi index 27ebc1ba9671..37fc04525142 100644 --- a/arch/arm/boot/dts/zynq-7000.dtsi +++ b/arch/arm/boot/dts/zynq-7000.dtsi @@ -15,6 +15,33 @@ / { compatible = "xlnx,zynq-7000"; + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu@0 { + compatible = "arm,cortex-a9"; + device_type = "cpu"; + reg = <0>; + clocks = <&clkc 3>; + i-cache-size = <0x8000>; + i-cache-line-size = <0x20>; + d-cache-size = <0x8000>; + d-cache-line-size = <0x20>; + }; + + cpu@1 { + compatible = "arm,cortex-a9"; + device_type = "cpu"; + reg = <1>; + clocks = <&clkc 3>; + i-cache-size = <0x8000>; + i-cache-line-size = <0x20>; + d-cache-size = <0x8000>; + d-cache-line-size = <0x20>; + }; + }; + pmu { compatible = "arm,cortex-a9-pmu"; interrupts = <0 5 4>, <0 6 4>; -- 1.8.4.2