From: <dinguyen@opensource.altera.com>
To: <linux@arm.linux.org.uk>, <arnd@arndb.de>, <olof@lixom.net>,
<khilman@linaro.org>, <robh+dt@kernel.org>,
<ijc+devicetree@hellion.org.uk>, <galak@codeaurora.org>,
<mark.rutland@arm.com>, <pawel.moll@arm.com>
Cc: <dinh.linux@gmail.com>, <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
Dinh Nguyen <dinguyen@opensource.altera.com>
Subject: [PATCH 2/7] ARM: socfpga: disable the sdmmc, and uart nodes in the base arria10
Date: Thu, 2 Apr 2015 23:39:53 -0500 [thread overview]
Message-ID: <1428035998-27542-3-git-send-email-dinguyen@opensource.altera.com> (raw)
In-Reply-To: <1428035998-27542-1-git-send-email-dinguyen@opensource.altera.com>
From: Dinh Nguyen <dinguyen@opensource.altera.com>
Add status = "disabled" in the base DTSI for Arria10. The SDMMC and uart
nodes should be enabled in the appropriate board file.
Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
---
arch/arm/boot/dts/socfpga_arria10.dtsi | 3 +++
1 file changed, 3 insertions(+)
diff --git a/arch/arm/boot/dts/socfpga_arria10.dtsi b/arch/arm/boot/dts/socfpga_arria10.dtsi
index 69d616a..d843609 100644
--- a/arch/arm/boot/dts/socfpga_arria10.dtsi
+++ b/arch/arm/boot/dts/socfpga_arria10.dtsi
@@ -268,6 +268,7 @@
reg = <0xff808000 0x1000>;
interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>;
fifo-depth = <0x400>;
+ status = "disabled";
};
ocram: sram@ffe00000 {
@@ -324,6 +325,7 @@
interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>;
reg-shift = <2>;
reg-io-width = <4>;
+ status = "disabled";
};
uart1: serial1@ffc02100 {
@@ -332,6 +334,7 @@
interrupts = <0 111 IRQ_TYPE_LEVEL_HIGH>;
reg-shift = <2>;
reg-io-width = <4>;
+ status = "disabled";
};
usbphy0: usbphy@0 {
--
2.2.1
next prev parent reply other threads:[~2015-04-03 4:45 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-04-03 4:39 [PATCH 0/7] ARM: socfpga: Add support for Arria10 devkit dinguyen
2015-04-03 4:39 ` [PATCH 1/7] ARM: socfpga: add cpu1-start-addr for Arria 10 dinguyen
2015-04-03 4:39 ` dinguyen [this message]
2015-04-03 4:39 ` [PATCH 3/7] ARM: socfpga: dts: enable UART1 for the debug uart dinguyen
2015-04-03 4:39 ` [PATCH 4/7] ARM: socfpga: rename socdk board file to socdk_sdmmc dinguyen
2015-04-03 4:39 ` [PATCH 5/7] ARM: socfpga: Add support for UART1 debug uart for earlyprintk dinguyen
2015-04-03 4:39 ` [PATCH 6/7] ARM: socfpga: remove the need to map uart_io_desc dinguyen
2015-04-03 4:39 ` [PATCH 7/7] Documentation: DT bindings: add doc for Altera's SoCFPGA platform dinguyen
2015-04-27 20:37 ` [PATCH 0/7] ARM: socfpga: Add support for Arria10 devkit Pavel Machek
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1428035998-27542-3-git-send-email-dinguyen@opensource.altera.com \
--to=dinguyen@opensource.altera.com \
--cc=arnd@arndb.de \
--cc=devicetree@vger.kernel.org \
--cc=dinh.linux@gmail.com \
--cc=galak@codeaurora.org \
--cc=ijc+devicetree@hellion.org.uk \
--cc=khilman@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=mark.rutland@arm.com \
--cc=olof@lixom.net \
--cc=pawel.moll@arm.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).