From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S938928AbcJGPjN (ORCPT ); Fri, 7 Oct 2016 11:39:13 -0400 Received: from mail-wm0-f51.google.com ([74.125.82.51]:37597 "EHLO mail-wm0-f51.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933121AbcJGPVP (ORCPT ); Fri, 7 Oct 2016 11:21:15 -0400 From: Pantelis Antoniou To: Lee Jones Cc: Linus Walleij , Alexandre Courbot , Rob Herring , Mark Rutland , Frank Rowand , Wolfram Sang , David Woodhouse , Brian Norris , Florian Fainelli , Wim Van Sebroeck , Peter Rosin , Debjit Ghosh , Georgi Vlaev , Guenter Roeck , Maryam Seraj , Pantelis Antoniou , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-i2c@vger.kernel.org, linux-mtd@lists.infradead.org, linux-watchdog@vger.kernel.org, netdev@vger.kernel.org Subject: [PATCH 08/10] mtd: flash-sam: Bindings for Juniper's SAM FPGA flash Date: Fri, 7 Oct 2016 18:18:36 +0300 Message-Id: <1475853518-22264-9-git-send-email-pantelis.antoniou@konsulko.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1475853518-22264-1-git-send-email-pantelis.antoniou@konsulko.com> References: <1475853518-22264-1-git-send-email-pantelis.antoniou@konsulko.com> Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Georgi Vlaev Add binding document for Junipers Flash IP block present in the SAM FPGA on PTX series of routers. Signed-off-by: Georgi Vlaev [Ported from Juniper kernel] Signed-off-by: Pantelis Antoniou --- .../devicetree/bindings/mtd/flash-sam.txt | 31 ++++++++++++++++++++++ 1 file changed, 31 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/flash-sam.txt diff --git a/Documentation/devicetree/bindings/mtd/flash-sam.txt b/Documentation/devicetree/bindings/mtd/flash-sam.txt new file mode 100644 index 0000000..bdf1d78 --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/flash-sam.txt @@ -0,0 +1,31 @@ +Flash device on a Juniper SAM FPGA + +These flash chips are found in the PTX series of Juniper routers. + +They are regular CFI compatible (Intel or AMD extended) flash chips with +some special write protect/VPP bits that can be controlled by the machine's +system controller. + +Required properties: +- compatible : must be "jnx,flash-sam" + +Optional properties: +- reg : memory address for the flash chip, note that this is not +required since usually the device is a subdevice of the SAM MFD +driver which fills in the register fields. + +For the rest of the properties, see mtd-physmap.txt. + +The device tree may optionally contain sub-nodes describing partitions of the +address space. See partition.txt for more detail. + +Example: + +flash_sam { + compatible = "jnx,flash-sam"; + partition@0 { + reg = <0x0 0x400000>; + label = "pic0-golden"; + read-only; + }; +}; -- 1.9.1