From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1754855AbcLNDU0 (ORCPT <rfc822;w@1wt.eu>);
        Tue, 13 Dec 2016 22:20:26 -0500
Received: from mail-pg0-f68.google.com ([74.125.83.68]:35281 "EHLO
        mail-pg0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1753146AbcLNDUW (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 13 Dec 2016 22:20:22 -0500
From: Caesar Wang <wxt@rock-chips.com>
To: thierry.reding@gmail.com
Cc: robh+dt@kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
        airlied@linux.ie, stephane.marchesin@gmail.com, dianders@chromium.org,
        Caesar Wang <wxt@rock-chips.com>
Subject: [PATCH v3 2/2] drm/panel: simple: Add support BOE nv101wxmn51
Date: Wed, 14 Dec 2016 11:19:56 +0800
Message-Id: <1481685596-15608-2-git-send-email-wxt@rock-chips.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1481685596-15608-1-git-send-email-wxt@rock-chips.com>
References: <1481685596-15608-1-git-send-email-wxt@rock-chips.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

10.1WXGA is a color active matrix TFT LCD module using amorphous silicon
TFT's as an active switching devices. It can be supported by the
simple-panel driver.

Read the panel default edid information:

EDID MODE DETAILS
                name = <NULL>
                pixel_clock = 71900
                lvds_dual_channel = 0
                refresh = 0
                ha = 1280
                hbl = 160
                hso = 48
                hspw = 32
                hborder = 0
                va = 800
                vbl = 32
                vso = 3
                vspw = 5
                vborder = 0
                phsync = +
                pvsync = -
                x_mm = 0
                y_mm = 0
drm_display_mode
                .hdisplay = 1280
                .hsync_start = 1328
                .hsync_end = 1360
                .htotal = 1440
                .vdisplay = 800
                .vsync_start = 803
                .vsync_end = 808
                .vtotal = 832

There are two modes in the edid:
Detailed mode1: Clock 71.900 MHz, 216 mm x 135 mm
               1280 1328 1360 1440 hborder 0
                800  803  808  832 vborder 0
               +hsync -vsync
Detailed mode2: Clock 57.500 MHz, 216 mm x 135 mm
               1280 1328 1360 1440 hborder 0
                800  803  808  832 vborder 0
               +hsync -vsync

Add the both edid to support more modes for BOE nv101wxmn51.

Signed-off-by: Caesar Wang <wxt@rock-chips.com>
---

Changes in v3:
- As Stéphane commented on https://patchwork.kernel.org/patch/9465911,
  add downclock mode for edid.

Changes in v2:
- fix the vsync_start and vsync_end from the edid.
- change the commit.

 drivers/gpu/drm/panel/panel-simple.c | 45 ++++++++++++++++++++++++++++++++++++
 1 file changed, 45 insertions(+)

diff --git a/drivers/gpu/drm/panel/panel-simple.c b/drivers/gpu/drm/panel/panel-simple.c
index 06aaf79..1ce25b5 100644
--- a/drivers/gpu/drm/panel/panel-simple.c
+++ b/drivers/gpu/drm/panel/panel-simple.c
@@ -668,6 +668,48 @@ static const struct panel_desc avic_tm070ddh03 = {
 	},
 };
 
+static const struct drm_display_mode boe_nv101wxmn51_modes[] = {
+	{
+		.clock = 71900,
+		.hdisplay = 1280,
+		.hsync_start = 1280 + 48,
+		.hsync_end = 1280 + 48 + 32,
+		.htotal = 1280 + 48 + 32 + 80,
+		.vdisplay = 800,
+		.vsync_start = 800 + 3,
+		.vsync_end = 800 + 3 + 5,
+		.vtotal = 800 + 3 + 5 + 24,
+		.vrefresh = 60,
+	},
+	{
+		.clock = 57500,
+		.hdisplay = 1280,
+		.hsync_start = 1280 + 48,
+		.hsync_end = 1280 + 48 + 32,
+		.htotal = 1280 + 48 + 32 + 80,
+		.vdisplay = 800,
+		.vsync_start = 800 + 3,
+		.vsync_end = 800 + 3 + 5,
+		.vtotal = 800 + 3 + 5 + 24,
+		.vrefresh = 48,
+	},
+};
+
+static const struct panel_desc boe_nv101wxmn51 = {
+	.modes = boe_nv101wxmn51_modes,
+	.num_modes = ARRAY_SIZE(boe_nv101wxmn51_modes),
+	.bpc = 8,
+	.size = {
+		.width = 217,
+		.height = 136,
+	},
+	.delay = {
+		.prepare = 210,
+		.enable = 50,
+		.unprepare = 160,
+	},
+};
+
 static const struct drm_display_mode chunghwa_claa070wp03xg_mode = {
 	.clock = 66770,
 	.hdisplay = 800,
@@ -1748,6 +1790,9 @@ static const struct of_device_id platform_of_match[] = {
 		.compatible = "avic,tm070ddh03",
 		.data = &avic_tm070ddh03,
 	}, {
+		.compatible = "boe,nv101wxmn51",
+		.data = &boe_nv101wxmn51,
+	}, {
 		.compatible = "chunghwa,claa070wp03xg",
 		.data = &chunghwa_claa070wp03xg,
 	}, {
-- 
2.7.4