From: Sharat Masetty <smasetty@codeaurora.org>
To: freedreno@lists.freedesktop.org, devicetree@vger.kernel.org
Cc: dri-devel@freedesktop.org, linux-arm-msm@vger.kernel.org,
linux-kernel@vger.kernel.org, jcrouse@codeaurora.org,
mka@chromium.org, sibis@codeaurora.org, saravanak@google.com,
viresh.kumar@linaro.org, robdclark@gmail.com,
Sharat Masetty <smasetty@codeaurora.org>
Subject: [PATCH v3 0/6] Add support for GPU DDR BW scaling
Date: Sat, 6 Jun 2020 09:55:45 +0530 [thread overview]
Message-ID: <1591417551-38051-1-git-send-email-smasetty@codeaurora.org> (raw)
This is a respin of [1]. Incorported review feedback and fixed issues observed
during testing. Picked up the Georgi's series from opp/linux-next [2], and this
series is also dependent on a helper function needed to set and clear ddr
bandwidth vote [3]. Patch number 4 in the series adds support for SDM845 as well
but its not tested yet(WIP), but the SC7180 patches are well tested now.
[1] https://patchwork.freedesktop.org/series/75291/
[2] https://kernel.googlesource.com/pub/scm/linux/kernel/git/vireshk/pm/+log/opp/linux-next/
[3] https://patchwork.kernel.org/patch/11590563/
Sharat Masetty (6):
dt-bindings: drm/msm/gpu: Document gpu opp table
drm: msm: a6xx: send opp instead of a frequency
drm: msm: a6xx: use dev_pm_opp_set_bw to scale DDR
arm64: dts: qcom: SDM845: Enable GPU DDR bw scaling
arm64: dts: qcom: sc7180: Add interconnects property for GPU
arm64: dts: qcom: sc7180: Add opp-peak-kBps to GPU opp
.../devicetree/bindings/display/msm/gpu.txt | 28 +++++++
arch/arm64/boot/dts/qcom/sc7180.dtsi | 9 +++
arch/arm64/boot/dts/qcom/sdm845.dtsi | 9 +++
drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 85 +++++++++++++---------
drivers/gpu/drm/msm/adreno/a6xx_gpu.h | 2 +-
drivers/gpu/drm/msm/adreno/adreno_gpu.c | 8 --
drivers/gpu/drm/msm/msm_gpu.c | 3 +-
drivers/gpu/drm/msm/msm_gpu.h | 5 +-
8 files changed, 100 insertions(+), 49 deletions(-)
--
2.7.4
next reply other threads:[~2020-06-06 4:26 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-06 4:25 Sharat Masetty [this message]
2020-06-06 4:25 ` [PATCH v3 1/6] dt-bindings: drm/msm/gpu: Document gpu opp table Sharat Masetty
2020-06-06 4:25 ` [PATCH v3 2/6] drm: msm: a6xx: send opp instead of a frequency Sharat Masetty
2020-06-18 17:52 ` Rob Clark
2020-06-24 16:57 ` Matthias Kaehlcke
2020-06-06 4:25 ` [PATCH v3 3/6] drm: msm: a6xx: use dev_pm_opp_set_bw to scale DDR Sharat Masetty
2020-06-06 4:25 ` [PATCH v3 4/6] arm64: dts: qcom: SDM845: Enable GPU DDR bw scaling Sharat Masetty
2020-06-06 4:25 ` [PATCH v3 5/6] arm64: dts: qcom: sc7180: Add interconnects property for GPU Sharat Masetty
2020-06-06 4:25 ` [PATCH v3 6/6] arm64: dts: qcom: sc7180: Add opp-peak-kBps to GPU opp Sharat Masetty
2020-06-15 6:23 ` [PATCH v3 0/6] Add support for GPU DDR BW scaling Viresh Kumar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1591417551-38051-1-git-send-email-smasetty@codeaurora.org \
--to=smasetty@codeaurora.org \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=jcrouse@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mka@chromium.org \
--cc=robdclark@gmail.com \
--cc=saravanak@google.com \
--cc=sibis@codeaurora.org \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).