From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755714Ab0FXOjL (ORCPT ); Thu, 24 Jun 2010 10:39:11 -0400 Received: from bombadil.infradead.org ([18.85.46.34]:59466 "EHLO bombadil.infradead.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755594Ab0FXOiy (ORCPT ); Thu, 24 Jun 2010 10:38:54 -0400 Message-Id: <20100624143406.538896037@chello.nl> User-Agent: quilt/0.47-1 Date: Thu, 24 Jun 2010 16:28:05 +0200 From: Peter Zijlstra To: paulus , stephane eranian , Robert Richter , Will Deacon , Paul Mundt , Frederic Weisbecker , Cyrill Gorcunov , Lin Ming , Yanmin , Deng-Cheng Zhu , David Miller Cc: linux-kernel@vger.kernel.org, Peter Zijlstra Subject: [PATCH 01/11] perf, x86: Fix Nehalem PMU quirk References: <20100624142804.431553874@chello.nl> Content-Disposition: inline; filename=perf-x86-fix-nehalem-quirk.patch Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The idea was to run all three counters, which means we need to program 7 into the enable mask, not 3 (which is two bits). Signed-off-by: Peter Zijlstra --- Index: linux-2.6/arch/x86/kernel/cpu/perf_event_intel.c =================================================================== --- linux-2.6.orig/arch/x86/kernel/cpu/perf_event_intel.c +++ linux-2.6/arch/x86/kernel/cpu/perf_event_intel.c @@ -504,7 +504,7 @@ static void intel_pmu_nhm_enable_all(int wrmsrl(MSR_ARCH_PERFMON_EVENTSEL0 + 1, 0x4300B1); wrmsrl(MSR_ARCH_PERFMON_EVENTSEL0 + 2, 0x4300B5); - wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0x3); + wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0x7); wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0x0); for (i = 0; i < 3; i++) {