From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Google-Smtp-Source: AH8x224L7A3RIiuL5sPDkARkPbAlaIu3/QoVmrii9LyRKiUDpLF3veWv4RK08TYiPz1Gi5WIyEXZ ARC-Seal: i=1; a=rsa-sha256; t=1516789325; cv=none; d=google.com; s=arc-20160816; b=WdhwzWzyNhRL6EoIlZx4jOek1jXi95Bv8y0Lf51Y0XBrhb6wzwI4liNut+lTPMLyrL TfbwJ6OJkEBIMKOKTX0gnh0Ll6eJXWxjhkTH5s6/SlhbLcw7U8fWToCENhvD1+7U0tr9 KbXp31wE/RAYu34tVzdB25C4Zy8K+Un3E050LpNFIYiEWGa+PBxNzJNAyPogErq+SpRc Y1CNRuyQVEvD3Y1pOew3rDLQjBfgD5L8fB7rtM5S+/CU7g9Z0KaSESCnPmfCaPq1kGWo bMovCTVNa4SuYGAhH0wHV2liQSF/F0OzeUCbSiO8PSfJqlnz+s8pJwISaxCK/mIFV5rd lA5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=user-agent:in-reply-to:content-disposition:mime-version:references :message-id:subject:cc:to:from:date:arc-authentication-results; bh=qNEk9t28EEmb4lGZV41qAz/mDNei54JXXuAChYWJhu8=; b=ZqNCTTdZq8hX59ZUMiOGR8p/twHSBW1Y4+hhV4lv0FesJ7ICvJOdpWaPoTwVknnWQ0 u/vMdIAh0xXQur7iSxysvkW6SaIiCK6OPENgJfZMQfVO6ZmEywiJANXelmJVjkrNgofh ofWd9UG9aITIHFBLVtfcYOUvpEr38T2jHH2jNkPhkrb302QbBgWT8GwK9DdqCeofmFQV LMw27yPiG+ChQwEnWhT1D1O7Zd8RNawXwwwMR1UrMxfz9X9RDPedk5iMNLrKPiIhxciK eH1DJYAhFyb+BtBu0TSMcbyqBwR7qTotSvuwCNBF2Jjf3/ApU9R1t6izgti2370/Di7J k/jQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of will.deacon@arm.com designates 217.140.101.70 as permitted sender) smtp.mailfrom=will.deacon@arm.com Authentication-Results: mx.google.com; spf=pass (google.com: domain of will.deacon@arm.com designates 217.140.101.70 as permitted sender) smtp.mailfrom=will.deacon@arm.com Date: Wed, 24 Jan 2018 10:22:13 +0000 From: Will Deacon To: Yury Norov Cc: linux-arm-kernel@lists.infradead.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, linux-crypto@vger.kernel.org, Al Viro , Andrew Morton , Andrew Pinski , Arnd Bergmann , Catalin Marinas , "David S . Miller" , Geethasowjanya Akula , Greg Kroah-Hartman , Ingo Molnar , Kees Cook , Laura Abbott , Nicholas Piggin , Sunil Goutham Subject: Re: [PATCH RFC 0/3] API for 128-bit IO access Message-ID: <20180124102212.GC20586@arm.com> References: <20180124090519.6680-1-ynorov@caviumnetworks.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180124090519.6680-1-ynorov@caviumnetworks.com> User-Agent: Mutt/1.5.23 (2014-03-12) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: =?utf-8?q?1590464072821012974?= X-GMAIL-MSGID: =?utf-8?q?1590468883227294472?= X-Mailing-List: linux-kernel@vger.kernel.org List-ID: On Wed, Jan 24, 2018 at 12:05:16PM +0300, Yury Norov wrote: > This series adds API for 128-bit memory IO access and enables it for ARM64. > The original motivation for 128-bit API came from new Cavium network device > driver. The hardware requires 128-bit access to make things work. See > description in patch 3 for details. > > Also, starting from ARMv8.4, stp and ldp instructions become atomic, and > API for 128-bit access would be helpful in core arm64 code. Only for normal, cacheable memory, so they're not suitable for IO accesses as you're proposing here. Will