From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
To: carlo@caione.org, khilman@baylibre.com,
linux-amlogic@lists.infradead.org
Cc: linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Subject: [PATCH 3/6] ARM: dts: meson8: add the ARM TWD timer
Date: Fri, 23 Nov 2018 20:53:08 +0100 [thread overview]
Message-ID: <20181123195311.4578-4-martin.blumenstingl@googlemail.com> (raw)
In-Reply-To: <20181123195311.4578-1-martin.blumenstingl@googlemail.com>
The Meson8 and Meson8m2 SoC are using four ARM Cortex-A9 cores which
come with a "TWD" (Timer-Watchdog) based timer. This adds support for
the ARM TWD Timer on these two SoCs.
Suggested-by: Carlo Caione <carlo@endlessm.com>
[ rebased patch from Carlo, use IRQ_TYPE_EDGE_RISING instead of
IRQ_TYPE_LEVEL_LOW to prevent "GIC: PPI13 is secure or misconfigured"
message during boot, use pre-processor macros to specify the IRQ,
added the correct clock, dropped TWD watchdog node since there's no
driver for it anymore ]
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
---
arch/arm/boot/dts/meson8.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm/boot/dts/meson8.dtsi b/arch/arm/boot/dts/meson8.dtsi
index 28b9f6779993..2b0b3edbd896 100644
--- a/arch/arm/boot/dts/meson8.dtsi
+++ b/arch/arm/boot/dts/meson8.dtsi
@@ -362,6 +362,13 @@
compatible = "arm,cortex-a9-scu";
reg = <0x0 0x100>;
};
+
+ timer@600 {
+ compatible = "arm,cortex-a9-twd-timer";
+ reg = <0x600 0x20>;
+ interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
+ clocks = <&clkc CLKID_PERIPH>;
+ };
};
&pwm_ab {
--
2.19.2
next prev parent reply other threads:[~2018-11-23 19:53 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-23 19:53 [PATCH 0/6] 32-bit Meson: add the ARM TWD and Global Timers Martin Blumenstingl
2018-11-23 19:53 ` [PATCH 1/6] ARM: meson: select HAVE_ARM_TWD and ARM_GLOBAL_TIMER Martin Blumenstingl
2018-11-23 19:53 ` [PATCH 2/6] ARM: dts: meson: group the Cortex-A5 / Cortex-A9 peripherals Martin Blumenstingl
2018-11-23 19:53 ` Martin Blumenstingl [this message]
2018-11-30 11:52 ` [PATCH 3/6] ARM: dts: meson8: add the ARM TWD timer kbuild test robot
2018-11-23 19:53 ` [PATCH 4/6] ARM: dts: meson8: add the Cortex-A9 global timer Martin Blumenstingl
2018-11-23 19:53 ` [PATCH 5/6] ARM: dts: meson8b: add the ARM TWD timer Martin Blumenstingl
2018-11-30 12:34 ` kbuild test robot
2018-11-23 19:53 ` [PATCH 6/6] ARM: dts: meson8b: add the Cortex-A5 global timer Martin Blumenstingl
2018-12-02 21:12 ` [PATCH 0/6] 32-bit Meson: add the ARM TWD and Global Timers Martin Blumenstingl
2018-12-05 0:51 ` Kevin Hilman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181123195311.4578-4-martin.blumenstingl@googlemail.com \
--to=martin.blumenstingl@googlemail.com \
--cc=carlo@caione.org \
--cc=khilman@baylibre.com \
--cc=linux-amlogic@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).