From: Mesih Kilinc <mesihkilinc@gmail.com>
To: Maxime Ripard <maxime.ripard@bootlin.com>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
linux-gpio@vger.kernel.org, linux-sunxi@googlegroups.com,
Chen-Yu Tsai <wens@csie.org>,
Russell King <linux@armlinux.org.uk>,
Daniel Lezcano <daniel.lezcano@linaro.org>,
Marc Zyngier <marc.zyngier@arm.com>,
Linus Walleij <linus.walleij@linaro.org>,
Icenowy Zheng <icenowy@aosc.io>, Rob Herring <robh+dt@kernel.org>,
Julian Calaby <julian.calaby@gmail.com>
Subject: Re: [PATCH v6 13/17] clk: sunxi-ng: add support for suniv F1C100s SoC
Date: Mon, 3 Dec 2018 22:08:22 +0300 [thread overview]
Message-ID: <20181203190822.jt7sieazcapm722w@ThinkPad> (raw)
In-Reply-To: <20181203085531.exlmkfs6b4ejv5dr@flea>
On 18/12/03 09:55, Maxime Ripard wrote:
> On Sun, Dec 02, 2018 at 11:23:47PM +0300, Mesih Kilinc wrote:
> > diff --git a/drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c b/drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c
> > new file mode 100644
> > index 0000000..ea335a6
> > --- /dev/null
> > +++ b/drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c
> > @@ -0,0 +1,541 @@
> > +/* SPDX-License-Identifier: GPL-2.0
>
> This isn't the proper SPDX format, and this is reported by
> checkpatch. I've fixed it while applying, but please make sure to run
> checkpatch.
Thanks Maxime, I will be more carefull next time. I actually saw that
warning, but I couldn't find what to do. I have looked to [1] and saw that
its spelled correctly. Now I think problem is, the licencse identifier
should be separate comment like:
// SPDX-...
Thanks!
Mesih
[1] =
https://spdx.org/sites/cpstandard/files/pages/files/using_spdx_license_list_short_identifiers.pdf
next prev parent reply other threads:[~2018-12-03 19:08 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-12-02 20:23 [PATCH v6 00/17] initial support for "suniv" Allwinner new ARM9 SoC Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 01/17] ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs Mesih Kilinc
2018-12-03 8:56 ` Maxime Ripard
2018-12-02 20:23 ` [PATCH v6 02/17] dt-bindings: arm: Add new Allwinner ARMv5 F1C100s SoC Mesih Kilinc
2018-12-03 8:57 ` Maxime Ripard
2018-12-02 20:23 ` [PATCH v6 03/17] ARM: sunxi: add Allwinner ARMv5 SoCs Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 04/17] dt-bindings: interrupt-controller: Add suniv interrupt-controller Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 05/17] irqchip/sun4i: Add a struct to hold global variables Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 06/17] irqchip/sun4i: Move IC specific register offsets to struct Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 07/17] irqchip/sun4i: Add support for Allwinner ARMv5 F1C100s Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 08/17] dt-bindings: timer: Add Allwinner suniv timer Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 09/17] clocksource: sun4i: add a compatible for suniv Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 10/17] dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 11/17] pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs) Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 12/17] dt-bindings: clock: Add Allwinner suniv F1C100s CCU Mesih Kilinc
2018-12-02 20:23 ` [PATCH v6 13/17] clk: sunxi-ng: add support for suniv F1C100s SoC Mesih Kilinc
2018-12-03 8:55 ` Maxime Ripard
2018-12-03 19:08 ` Mesih Kilinc [this message]
2018-12-02 20:23 ` [PATCH v6 14/17] dt-bindings: sram: Add Allwinner suniv F1C100s Mesih Kilinc
2018-12-03 8:58 ` Maxime Ripard
2018-12-02 20:23 ` [PATCH v6 15/17] dt-bindings: watchdog: Add Allwinner ARMv5 F1C100s wdt Mesih Kilinc
2018-12-03 8:58 ` Maxime Ripard
2018-12-02 20:23 ` [PATCH v6 16/17] ARM: dts: suniv: add initial DTSI file for F1C100s Mesih Kilinc
2018-12-03 9:01 ` Maxime Ripard
2018-12-02 20:23 ` [PATCH v6 17/17] ARM: suniv: f1c100s: add device tree for Lichee Pi Nano Mesih Kilinc
2018-12-03 9:03 ` Maxime Ripard
2018-12-07 18:16 ` [PATCH v6 00/17] initial support for "suniv" Allwinner new ARM9 SoC Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181203190822.jt7sieazcapm722w@ThinkPad \
--to=mesihkilinc@gmail.com \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=icenowy@aosc.io \
--cc=julian.calaby@gmail.com \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=linux@armlinux.org.uk \
--cc=marc.zyngier@arm.com \
--cc=maxime.ripard@bootlin.com \
--cc=robh+dt@kernel.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).