From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.5 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_PASS,USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3FE27C04EBF for ; Tue, 4 Dec 2018 17:51:49 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 0CE7720672 for ; Tue, 4 Dec 2018 17:51:49 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 0CE7720672 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=arm.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727418AbeLDRvr (ORCPT ); Tue, 4 Dec 2018 12:51:47 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:38152 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726073AbeLDRvr (ORCPT ); Tue, 4 Dec 2018 12:51:47 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 232EC15BE; Tue, 4 Dec 2018 09:51:47 -0800 (PST) Received: from arrakis.emea.arm.com (arrakis.cambridge.arm.com [10.1.196.113]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 7ABC73F59C; Tue, 4 Dec 2018 09:51:45 -0800 (PST) Date: Tue, 4 Dec 2018 17:51:42 +0000 From: Catalin Marinas To: Julien Thierry Cc: linux-arm-kernel@lists.infradead.org, daniel.thompson@linaro.org, marc.zyngier@arm.com, will.deacon@arm.com, linux-kernel@vger.kernel.org, christoffer.dall@arm.com, james.morse@arm.com, joel@joelfernandes.org Subject: Re: [PATCH v6 15/24] arm64: Switch to PMR masking when starting CPUs Message-ID: <20181204175142.GD19210@arrakis.emea.arm.com> References: <1542023835-21446-1-git-send-email-julien.thierry@arm.com> <1542023835-21446-16-git-send-email-julien.thierry@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1542023835-21446-16-git-send-email-julien.thierry@arm.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Nov 12, 2018 at 11:57:06AM +0000, Julien Thierry wrote: > diff --git a/arch/arm64/kernel/smp.c b/arch/arm64/kernel/smp.c > index 8dc9dde..e495360 100644 > --- a/arch/arm64/kernel/smp.c > +++ b/arch/arm64/kernel/smp.c > @@ -35,6 +35,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -175,6 +176,25 @@ int __cpu_up(unsigned int cpu, struct task_struct *idle) > return ret; > } > > +static void init_gic_priority_masking(void) > +{ > + u32 gic_sre = gic_read_sre(); > + u32 cpuflags; > + > + if (WARN_ON(!(gic_sre & ICC_SRE_EL1_SRE))) > + return; > + > + WARN_ON(!irqs_disabled()); > + > + gic_write_pmr(GIC_PRIO_IRQOFF); > + > + cpuflags = read_sysreg(daif); > + > + /* We can only unmask PSR.I if we can take aborts */ > + if (!(cpuflags & PSR_A_BIT)) > + write_sysreg(cpuflags & ~PSR_I_BIT, daif); I don't understand this. If you don't switch off PSR_I_BIT here, where does it happen? In which scenario do we actually have the A bit still set? At a quick look, smp_prepare_boot_cpu() would have the A bit cleared previously by setup_arch(). We have secondary_start_kernel() where you call init_gic_priority_masking() before local_daif_restore(). So what happens if you always turn off PSR_I_BIT here? -- Catalin