From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
To: Andrey Smirnov <andrew.smirnov@gmail.com>
Cc: linux-kernel@vger.kernel.org, bhelgaas@google.com,
Fabio Estevam <fabio.estevam@nxp.com>,
cphealy@gmail.com, l.stach@pengutronix.de,
Leonard Crestez <leonard.crestez@nxp.com>,
"A.s. Dong" <aisheng.dong@nxp.com>,
Richard Zhu <hongxing.zhu@nxp.com>,
linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org,
linux-pci@vger.kernel.org
Subject: Re: [PATCH 0/3] PCIE support for i.MX8MQ
Date: Fri, 7 Dec 2018 11:37:01 +0000 [thread overview]
Message-ID: <20181207113701.GA19058@e107981-ln.cambridge.arm.com> (raw)
In-Reply-To: <20181117181225.10737-1-andrew.smirnov@gmail.com>
On Sat, Nov 17, 2018 at 10:12:22AM -0800, Andrey Smirnov wrote:
>
> Everyone:
>
> This series contains changes I made in order to enable support of PCIE
> IP block on i.MX8MQ SoCs (full tree can be found at [github-v0]). This series
> is _very_ preliminary and by no means is ready for inclusion (it also
> has some unmet dependencies). However is should be in OK enough shape
> to get some early feedback on, which is the intent of this submission.
>
> Specifically, I'd like to get some feedback on whether newly
> introduced "fsl,iomux-gpr1x" and "fsl,gpr12-device-type" DT
> properties, added to handle differences between PCIE0 and PCIE1, is a
> good (acceptable) solution for the problem.
>
> All other feedback is appreciated as well!
>
> Thank you,
> Andrey Smirnov
>
> [github-v0] https://github.com/ndreys/linux/commits/imx8mq-pcie-v0
>
> Andrey Smirnov (3):
> PCI: imx: No-op imx6_setup_phy_mpll() on i.MX7D
> PCI: imx: No-op imx6_pcie_reset_phy() on i.MX7D
> PCI: imx: Add support for i.MX8MQ
>
> drivers/pci/controller/dwc/Kconfig | 2 +-
> drivers/pci/controller/dwc/pci-imx6.c | 119 +++++++++++++++++++++++++-
> 2 files changed, 117 insertions(+), 4 deletions(-)
Applied to pci/dwc for v4.21, thanks.
Lorenzo
prev parent reply other threads:[~2018-12-07 11:37 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-17 18:12 [PATCH 0/3] PCIE support for i.MX8MQ Andrey Smirnov
2018-11-17 18:12 ` [PATCH 1/3] PCI: imx: No-op imx6_setup_phy_mpll() on i.MX7D Andrey Smirnov
2018-11-17 18:12 ` [PATCH 2/3] PCI: imx: No-op imx6_pcie_reset_phy() " Andrey Smirnov
2018-11-20 1:22 ` Trent Piepho
2018-11-26 18:32 ` Andrey Smirnov
2018-11-17 18:12 ` [PATCH 3/3] PCI: imx: Add support for i.MX8MQ Andrey Smirnov
2018-11-19 7:07 ` Richard Zhu
2018-11-26 18:09 ` Andrey Smirnov
2018-11-29 10:52 ` Richard Zhu
2018-11-20 10:48 ` Leonard Crestez
2018-11-26 18:24 ` Andrey Smirnov
2018-11-27 10:06 ` Lucas Stach
2018-11-27 10:46 ` Leonard Crestez
2018-11-27 21:14 ` Andrey Smirnov
2018-11-28 10:55 ` Leonard Crestez
2018-11-29 11:15 ` Lucas Stach
2018-11-29 11:12 ` Lucas Stach
2018-11-27 10:16 ` Leonard Crestez
2018-11-27 21:03 ` Andrey Smirnov
2018-12-03 12:20 ` [PATCH 0/3] PCIE " Lorenzo Pieralisi
2018-12-07 11:37 ` Lorenzo Pieralisi [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181207113701.GA19058@e107981-ln.cambridge.arm.com \
--to=lorenzo.pieralisi@arm.com \
--cc=aisheng.dong@nxp.com \
--cc=andrew.smirnov@gmail.com \
--cc=bhelgaas@google.com \
--cc=cphealy@gmail.com \
--cc=fabio.estevam@nxp.com \
--cc=hongxing.zhu@nxp.com \
--cc=l.stach@pengutronix.de \
--cc=leonard.crestez@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).