From: Stefan Agner <stefan@agner.ch>
To: shawnguo@kernel.org, s.hauer@pengutronix.de
Cc: max.krummenacher@toradex.com, marcel.ziswiler@toradex.com,
dev@pschenker.ch, kernel@pengutronix.de, fabio.estevam@nxp.com,
linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, Stefan Agner <stefan@agner.ch>
Subject: [PATCH 2/2] ARM: dts: imx6dl: add pmu interrupt-affinity
Date: Fri, 18 Jan 2019 14:59:07 +0100 [thread overview]
Message-ID: <20190118135907.2336-2-stefan@agner.ch> (raw)
In-Reply-To: <20190118135907.2336-1-stefan@agner.ch>
Explicitly specify interrupt affinity to avoid HW perfevents
need to guess. This avoids the following error upon boot:
hw perfevents: no interrupt-affinity property for /pmu, guessing.
Specifying all four CPUs shows no aversive effects on i.MX 6Solo
SoCs.
Signed-off-by: Stefan Agner <stefan@agner.ch>
---
arch/arm/boot/dts/imx6dl-tx6s-8034.dts | 4 ++++
arch/arm/boot/dts/imx6dl-tx6s-8035.dts | 4 ++++
arch/arm/boot/dts/imx6dl.dtsi | 5 +++++
3 files changed, 13 insertions(+)
diff --git a/arch/arm/boot/dts/imx6dl-tx6s-8034.dts b/arch/arm/boot/dts/imx6dl-tx6s-8034.dts
index 9eb2ef17339c..f1606f63d687 100644
--- a/arch/arm/boot/dts/imx6dl-tx6s-8034.dts
+++ b/arch/arm/boot/dts/imx6dl-tx6s-8034.dts
@@ -68,3 +68,7 @@
MX6QDL_PAD_SD3_CMD__GPIO7_IO02 0x170b0 /* SD1 CD */
>;
};
+
+&pmu {
+ interrupt-affinity = <&{/cpus/cpu@0}>;
+};
diff --git a/arch/arm/boot/dts/imx6dl-tx6s-8035.dts b/arch/arm/boot/dts/imx6dl-tx6s-8035.dts
index a5532ecc18c5..b3bf1f80aff0 100644
--- a/arch/arm/boot/dts/imx6dl-tx6s-8035.dts
+++ b/arch/arm/boot/dts/imx6dl-tx6s-8035.dts
@@ -84,3 +84,7 @@
>;
};
};
+
+&pmu {
+ interrupt-affinity = <&{/cpus/cpu@0}>;
+};
diff --git a/arch/arm/boot/dts/imx6dl.dtsi b/arch/arm/boot/dts/imx6dl.dtsi
index f0607eb41df4..3c8b533b3039 100644
--- a/arch/arm/boot/dts/imx6dl.dtsi
+++ b/arch/arm/boot/dts/imx6dl.dtsi
@@ -386,6 +386,11 @@
<0x28 0x0000000c>; /* DCIC2_MUX_CTL */
};
+&pmu {
+ interrupt-affinity = <&{/cpus/cpu@0}>,
+ <&{/cpus/cpu@1}>;
+};
+
&vpu {
compatible = "fsl,imx6dl-vpu", "cnm,coda960";
};
--
2.20.1
next prev parent reply other threads:[~2019-01-18 13:59 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-18 13:59 [PATCH 1/2] ARM: dts: imx6q: add pmu interrupt-affinity Stefan Agner
2019-01-18 13:59 ` Stefan Agner [this message]
2019-01-18 14:12 ` Lucas Stach
2019-01-18 15:41 ` Stefan Agner
2019-01-21 9:39 ` Stefan Agner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190118135907.2336-2-stefan@agner.ch \
--to=stefan@agner.ch \
--cc=dev@pschenker.ch \
--cc=fabio.estevam@nxp.com \
--cc=kernel@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=marcel.ziswiler@toradex.com \
--cc=max.krummenacher@toradex.com \
--cc=s.hauer@pengutronix.de \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).