From: Andrey Smirnov <andrew.smirnov@gmail.com>
To: Lucas Stach <l.stach@pengutronix.de>
Cc: Andrey Smirnov <andrew.smirnov@gmail.com>,
Shawn Guo <shawnguo@kernel.org>,
Fabio Estevam <fabio.estevam@nxp.com>,
Chris Healy <cphealy@gmail.com>,
Leonard Crestez <leonard.crestez@nxp.com>,
"A.s. Dong" <aisheng.dong@nxp.com>,
Richard Zhu <hongxing.zhu@nxp.com>,
linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [RFC v2 0/5] PCIE support for i.MX8MQ (DT changes)
Date: Thu, 7 Feb 2019 16:29:36 -0800 [thread overview]
Message-ID: <20190208002941.30343-1-andrew.smirnov@gmail.com> (raw)
Everyone:
This series contains all of the i.MX Device Tree changes I made to
enable support of PCIe on i.MX8MQ EVK. Marked as RFC since "arm64:
dts: imx8mq-evk: Enable PCIE0 interface" contains proposed AUX clock
binding that is not part of the PCI tree yet (to be submitted once we
agree on this RFC).
NOTE: Immutable brach containing imx8mq-reset.h used in "arm64: dts:
Add nodes for PCIe IP blocks" is availible in [reset-imx8mq]
Feedback is welcome!
Changes since [v1]:
- Dropped unsupported IRQ from PCIe nodes (a leftover from vendor tree)
- Added "pcie_aux" clock and moved clock configuration to board
file since "pcie_bus" clock is now board specific
Thanks,
Andrey Smirnov
[reset-imx8mq] git://git.pengutronix.de/pza/linux reset/imx8mq
[v1] https://lore.kernel.org/lkml/20190131204333.31846-1-andrew.smirnov@gmail.com/
Andrey Smirnov (5):
arm64: dts: imx8mq: Mark iomuxc_gpr as i.MX6Q compatible
arm64: dts: imx8mq: Add a node for SRC IP block
arm64: dts: imx8mq: Combine PCIE power domains
arm64: dts: imx8mq: Add nodes for PCIe IP blocks
arm64: dts: imx8mq-evk: Enable PCIE0 interface
arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 34 ++++++++
arch/arm64/boot/dts/freescale/imx8mq.dtsi | 87 +++++++++++++++++++-
2 files changed, 119 insertions(+), 2 deletions(-)
--
2.20.1
next reply other threads:[~2019-02-08 0:29 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-02-08 0:29 Andrey Smirnov [this message]
2019-02-08 0:29 ` [RFC v2 1/5] arm64: dts: imx8mq: Mark iomuxc_gpr as i.MX6Q compatible Andrey Smirnov
2019-02-08 9:40 ` Lucas Stach
2019-02-08 0:29 ` [RFC v2 2/5] arm64: dts: imx8mq: Add a node for SRC IP block Andrey Smirnov
2019-02-08 9:41 ` Lucas Stach
2019-02-08 0:29 ` [RFC v2 3/5] arm64: dts: imx8mq: Combine PCIE power domains Andrey Smirnov
2019-02-08 9:45 ` Lucas Stach
2019-02-08 0:29 ` [RFC v2 4/5] arm64: dts: imx8mq: Add nodes for PCIe IP blocks Andrey Smirnov
2019-02-08 9:47 ` Lucas Stach
2019-02-08 0:29 ` [RFC v2 5/5] arm64: dts: imx8mq-evk: Enable PCIE0 interface Andrey Smirnov
2019-02-08 9:54 ` Lucas Stach
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190208002941.30343-1-andrew.smirnov@gmail.com \
--to=andrew.smirnov@gmail.com \
--cc=aisheng.dong@nxp.com \
--cc=cphealy@gmail.com \
--cc=fabio.estevam@nxp.com \
--cc=hongxing.zhu@nxp.com \
--cc=l.stach@pengutronix.de \
--cc=leonard.crestez@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).