From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
To: tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org,
ralf@linux-mips.org, paul.burton@mips.com, jhogan@kernel.org,
robh+dt@kernel.org, linux-mips@vger.kernel.org,
devicetree@vger.kernel.org
Cc: linux-kernel@vger.kernel.org, mark.rutland@arm.com,
john@phrozen.org, hauke@hauke-m.de,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Subject: [PATCH 0/5] MIPS: lantiq: EBU interrupt controller and generalization
Date: Sat, 27 Jul 2019 19:53:10 +0200 [thread overview]
Message-ID: <20190727175315.28834-1-martin.blumenstingl@googlemail.com> (raw)
The relevant EBU code which is touched by this series is:
- initialization of the EBU WRDIS register on XWAY SoCs (this was part
of arch/mips/lantiq/xway/sysctrl.c)
- initialization of the global ltq_ebu_membase variable on XWAY and
Falcon SoCs (this was part of arch/mips/lantiq/xway/sysctrl.c and
arch/mips/lantiq/falcon/sysctrl.c)
- handling the chained PCI_INTA interrupt (which was previously managed
by arch/mips/lantiq/irq.c)
- configuring the PCI_INTA interrupt line (which was previously done by
arch/mips/pci/pci-lantiq.c)
Instead of having the code spread across multiple source code files
this moves them to one "EBU" driver in arch/mips/lantiq/ebu.c utilizing
the irqchip subsystem to implement the PCI_INTA interrupt line.
While here this adds the dt-bindings documentation for the EBU IP block.
I believe that this series should go through the MIPS tree. However, it
would be great to have the irqchip maintainer review patch #3.
Martin Blumenstingl (5):
dt-bindings: MIPS: lantiq: Add documentation for the External Bus Unit
MIPS: lantiq: use a generic "EBU" driver for Falcon and XWAY SoCs
MIPS: lantiq: add an irq_domain and irq_chip for EBU
MIPS: dts: lantiq: danube: mark the ebu0 node as interrupt-controller
MIPS: dts: lantiq: danube: easy50712: route the PCI_INTA IRQ through
EBU
.../bindings/mips/lantiq/lantiq,ebu.yaml | 53 ++++
arch/mips/boot/dts/lantiq/danube.dtsi | 3 +
arch/mips/boot/dts/lantiq/easy50712.dts | 4 +-
.../include/asm/mach-lantiq/xway/lantiq_soc.h | 5 -
arch/mips/lantiq/Makefile | 2 +-
arch/mips/lantiq/ebu.c | 238 ++++++++++++++++++
arch/mips/lantiq/falcon/sysctrl.c | 17 +-
arch/mips/lantiq/irq.c | 11 -
arch/mips/lantiq/xway/sysctrl.c | 21 +-
arch/mips/pci/pci-lantiq.c | 4 -
10 files changed, 308 insertions(+), 50 deletions(-)
create mode 100644 Documentation/devicetree/bindings/mips/lantiq/lantiq,ebu.yaml
create mode 100644 arch/mips/lantiq/ebu.c
--
2.22.0
next reply other threads:[~2019-07-27 17:53 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-07-27 17:53 Martin Blumenstingl [this message]
2019-07-27 17:53 ` [PATCH 1/5] dt-bindings: MIPS: lantiq: Add documentation for the External Bus Unit Martin Blumenstingl
2019-07-29 23:17 ` Rob Herring
2019-07-27 17:53 ` [PATCH 2/5] MIPS: lantiq: use a generic "EBU" driver for Falcon and XWAY SoCs Martin Blumenstingl
2019-07-27 18:35 ` John Crispin
2019-07-27 18:37 ` Martin Blumenstingl
2019-07-27 17:53 ` [PATCH 3/5] MIPS: lantiq: add an irq_domain and irq_chip for EBU Martin Blumenstingl
2019-07-28 10:01 ` Marc Zyngier
2019-08-01 17:42 ` Martin Blumenstingl
2019-08-03 9:12 ` Marc Zyngier
2019-08-03 17:33 ` Martin Blumenstingl
2019-08-05 15:03 ` Marc Zyngier
2019-07-27 17:53 ` [PATCH 4/5] MIPS: dts: lantiq: danube: mark the ebu0 node as interrupt-controller Martin Blumenstingl
2019-07-27 17:53 ` [PATCH 5/5] MIPS: dts: lantiq: danube: easy50712: route the PCI_INTA IRQ through EBU Martin Blumenstingl
2019-07-28 10:03 ` Marc Zyngier
2019-07-29 21:55 ` Hauke Mehrtens
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190727175315.28834-1-martin.blumenstingl@googlemail.com \
--to=martin.blumenstingl@googlemail.com \
--cc=devicetree@vger.kernel.org \
--cc=hauke@hauke-m.de \
--cc=jason@lakedaemon.net \
--cc=jhogan@kernel.org \
--cc=john@phrozen.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=maz@kernel.org \
--cc=paul.burton@mips.com \
--cc=ralf@linux-mips.org \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).