From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.3 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id AC0AFCA9EC3 for ; Tue, 29 Oct 2019 14:10:07 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 7867D2087F for ; Tue, 29 Oct 2019 14:10:07 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="TZZTGzkv" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389058AbfJ2OKG (ORCPT ); Tue, 29 Oct 2019 10:10:06 -0400 Received: from mail-wr1-f66.google.com ([209.85.221.66]:41295 "EHLO mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725776AbfJ2OKG (ORCPT ); Tue, 29 Oct 2019 10:10:06 -0400 Received: by mail-wr1-f66.google.com with SMTP id p4so13804643wrm.8; Tue, 29 Oct 2019 07:10:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=SmCyE8sNNoKAxjoglIX8bGz2cCWdSKY9l9d5LeaS9sw=; b=TZZTGzkvbXCmog6JKL6QqP+8yi8fLVN1ZL8OWBDyrlZJ1FUQhyDYTrUe01uZi0XZek Twgu6cLqS7uHM4nIsPemLw5xsHnNE4ZKk10JKMAE/9wCo+AdmIbKX1GiJFyIxbrT3XXB pWZrEbrmMCPkg8xjrYFcLoBq3vlRDJ+JiSMQYIpnBewoMH94JsQctouB5AIKGiXy3C/a XhXNdQaCLRvy0hHLmgbStuvWzSjujzHqrVZfGGpYKXBhce3mHw8B4KaP5Iq5jIzIaROF qhMa/tePkiq0O8ZgYVVmRl92AR/iImWPdDmHT6OZMsqguy9tgYSwd+m/akKtD1wC30kr CGPw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=SmCyE8sNNoKAxjoglIX8bGz2cCWdSKY9l9d5LeaS9sw=; b=ZCYIKA0HUfNRfqLg+v6PrKy2CBesOoQpfqgOiEDcjWuAGrgd7ohbDZ9irOThVLZs/4 9d3Li8M6Fl1o7o9zEyZS2vYxjGwvFrZjhRH9uoqqR7N0W/h9RjlMoa/AePFkXVSfD9/U GUHh8EuTEtXAZgjVM5GX+2WhROqOl6dAaonwPNGUYsAdcFM0a6FI6BvAaHOWsyobmxWn RR3OKG1NnUQbVxlqfxHs3TbSI2uhBGorRZNVbd0dHDPRmkJmLXlbE+xlbj+QOSMk1Gz8 I5Qoi3anuHcZbJwx4a2nRE2G9DlVVd/IOZPe8jm5lSDS7uIXopmvxcCfzdxt2vWnxEDh wQyw== X-Gm-Message-State: APjAAAUD1v8eMbJ5bk0wr0nVFX4vInkrij2oB3GsZhcp51Xzdl64RP3P mN74JfHwNPGjeXk+dZVayvs= X-Google-Smtp-Source: APXvYqwuH48B788OjQha8MfS439x6fI09BBkg9/rS2I5hnMM9taXp0Y1YKrv3PXO+nqgCTktNZnLfA== X-Received: by 2002:adf:f482:: with SMTP id l2mr21246834wro.256.1572358202513; Tue, 29 Oct 2019 07:10:02 -0700 (PDT) Received: from localhost (p2E5BE2CE.dip0.t-ipconnect.de. [46.91.226.206]) by smtp.gmail.com with ESMTPSA id x7sm30176462wrg.63.2019.10.29.07.10.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 29 Oct 2019 07:10:00 -0700 (PDT) Date: Tue, 29 Oct 2019 15:09:59 +0100 From: Thierry Reding To: Dmitry Osipenko Cc: Jonathan Hunter , Peter De Schrijver , Prashant Gaikwad , "Rafael J. Wysocki" , Viresh Kumar , Rob Herring , Michael Turquette , Stephen Boyd , Peter Geis , Nicolas Chauvet , Marcel Ziswiler , linux-pm@vger.kernel.org, linux-tegra@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 00/17] NVIDIA Tegra20 CPUFreq driver major update Message-ID: <20191029140959.GL508460@ulmo> References: <20191024221416.14197-1-digetx@gmail.com> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="4oF+6Ged69J0+4/e" Content-Disposition: inline In-Reply-To: <20191024221416.14197-1-digetx@gmail.com> User-Agent: Mutt/1.12.2 (2019-09-21) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --4oF+6Ged69J0+4/e Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Fri, Oct 25, 2019 at 01:13:59AM +0300, Dmitry Osipenko wrote: > Hello, >=20 > This series moves intermediate-clk handling from tegra20-cpufreq into > tegra-clk driver, this allows us to switch to generic cpufreq-dt driver > which brings voltage scaling, per-hardware OPPs and Tegra30 support out > of the box. All boards need to adopt CPU OPPs in their device-trees in > order to get cpufreq support. This series adds OPPs only to selective > boards because there is assumption in a current device-trees that CPU > voltage is set for 1GHz freq and this won't work for those CPUs that > can go over 1GHz and thus require voltage regulators to be set up for > voltage scaling support (CC'ed Marcel for Toradex boards). We could > probably add delete-node for OPPs over 1GHz if there are not actively > maintained boards. >=20 > NOTE(!): the voltage scaling functionality depends on a reviewed and yet > unapplied series [0], thus [0] needs to be applied first. >=20 > [0] https://lkml.org/lkml/2019/7/25/892 >=20 > Changelog: >=20 > v2: - Kept modularity of the tegra20-cpufreq as was requested by Viresh K= umar > in a review comment to v1. >=20 > - Added acks from Viresh Kumar. >=20 > - Added tested-by from Nicolas Chauvet to the "trimslice" patch. > Nicolas told me on IRC that it works fine. >=20 > - Fixed compilation of the "Add custom CCLK implementation" patch. The > error happened because v1 was based on top of yet unreviewed/unappl= ied > patch "clk: tegra: divider: Support enable-bit for Super clocks". T= hanks > to Peter Geis for reporting the problem. >=20 > - Replaced Tegra30 "beaver" board with "cardhu-a04" because turned out > that's what NVIDIA uses in the testing farm. >=20 > Dmitry Osipenko (17): > clk: tegra: Add custom CCLK implementation > clk: tegra: pll: Add pre/post rate-change hooks > clk: tegra: cclk: Add helpers for handling PLLX rate changes > clk: tegra20: Support custom CCLK implementation > clk: tegra30: Support custom CCLK implementation > dt-bindings: cpufreq: Add binding for NVIDIA Tegra20/30 > cpufreq: tegra20: Use generic cpufreq-dt driver (Tegra30 supported > now) > ARM: tegra: Create tegra20-cpufreq platform device on Tegra30 > ARM: dts: tegra20: Add CPU clock > ARM: dts: tegra30: Add CPU clock > ARM: dts: tegra20: Add CPU Operating Performance Points > ARM: dts: tegra30: Add CPU Operating Performance Points > ARM: dts: tegra20: paz00: Set up voltage regulators for DVFS > ARM: dts: tegra20: paz00: Add CPU Operating Performance Points > ARM: dts: tegra20: trimslice: Add CPU Operating Performance Points > ARM: dts: tegra30: cardhu-a04: Set up voltage regulators for DVFS > ARM: dts: tegra30: cardhu-a04: Add CPU Operating Performance Points I've applied patches 9-17 (the DT bits) to for-5.5/arm/dt. I'll hold back on applying the others until Peter is happy with them. Thierry --4oF+6Ged69J0+4/e Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAABCAAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl24SDcACgkQ3SOs138+ s6H+1A//UuJp7rwtuS1TqAWqlcqxEWSFbHc23R+XqzupTAHwYqwc0WRPn2TLUaAt TYy/iNWpi1tXao9ELGrHaYec9OHReAUq/hBQeMXbRD3Tv1AgJgr1q9/XdFgC+4Ac 0vt4gW5/cnA3yfxeCIcJVa/f5BL693/oXO5hc+xdNbju58k/2DHCDRGfIW6s7l9y EZACxRMzoUD1sOwshnogtbGE1XqEMi6y/pxJsbpO5ggIjMBN1BdSBU01EIJs8/OT gBpWHdqkqvFUK97KQFdIIV2Aof0Ye1BT15DmBVQLV+DTWrmUYQ/eEG5jp6EVrDn8 iwbKPwT/9o866AXFGJX80acjZjmEig6dJtKQ6O5EqseYyigGfEyE8zfu7l6gjHwZ +KIhWCEW/ZXAQitosWkARoAftEd6EapByhEaQHlvzPjvUz+em3oHC7aHPiClIuIp uSJM58BdBmm8s/lAynLWozmLQ1dUk9PLcScA1wxKcPPFaLiZrqrIDvfl799PmAtl 5BP0HWS1slmtFKdkyv9PU/rHDfdDP31HzsT9HqbK6btXqxx/epan36xSeBbUMGrX 4qDRIpcDrSrETJPTNHa+B3IVOh8+RT0rXb+OQ8M8a0MHZwX/vx5kGCdCcoXhLxHJ /Idb1VVXr2CNnIeThDM/C5G0tgacDotwWQDBXOjSVze9kJ/JutI= =kK1J -----END PGP SIGNATURE----- --4oF+6Ged69J0+4/e--