From: Mathieu Poirier <mathieu.poirier@linaro.org>
To: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
Cc: Andy Gross <agross@kernel.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>,
Stephen Boyd <swboyd@chromium.org>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
devicetree@vger.kernel.org,
Suzuki K Poulose <suzuki.poulose@arm.com>,
mike.leach@linaro.org, Jonathan Marek <jonathan@marek.ca>
Subject: Re: [PATCH 1/4] arm64: dts: qcom: sc7180: Add support to skip powering up of ETM
Date: Mon, 15 Jun 2020 11:17:55 -0600 [thread overview]
Message-ID: <20200615171755.GA225607@xps15> (raw)
In-Reply-To: <8c5ff297d8c89d9d451352f189baf26c8938842a.1591708204.git.saiprakash.ranjan@codeaurora.org>
On Tue, Jun 09, 2020 at 07:00:28PM +0530, Sai Prakash Ranjan wrote:
> Add "qcom,skip-power-up" property to skip powering up ETM
> on SC7180 SoC to workaround a hardware errata where CPU
> watchdog counter is stopped when ETM power up bit is set
> (i.e., when TRCPDCR.PU = 1).
>
> Signed-off-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
> ---
>
> Depends on ETM driver change here:
> - https://git.linaro.org/kernel/coresight.git/commit/?h=next-v5.8-rc1&id=159e248e75b1b548276b6571d7740a35cab1f5be
>
> ---
> arch/arm64/boot/dts/qcom/sc7180.dtsi | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/sc7180.dtsi b/arch/arm64/boot/dts/qcom/sc7180.dtsi
> index 7c2b79dda3d7..f684a0b87848 100644
> --- a/arch/arm64/boot/dts/qcom/sc7180.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sc7180.dtsi
> @@ -1810,6 +1810,7 @@
> clocks = <&aoss_qmp>;
> clock-names = "apb_pclk";
> arm,coresight-loses-context-with-cpu;
> + qcom,skip-power-up;
>
> out-ports {
> port {
> @@ -1829,6 +1830,7 @@
> clocks = <&aoss_qmp>;
> clock-names = "apb_pclk";
> arm,coresight-loses-context-with-cpu;
> + qcom,skip-power-up;
>
> out-ports {
> port {
> @@ -1848,6 +1850,7 @@
> clocks = <&aoss_qmp>;
> clock-names = "apb_pclk";
> arm,coresight-loses-context-with-cpu;
> + qcom,skip-power-up;
>
> out-ports {
> port {
> @@ -1867,6 +1870,7 @@
> clocks = <&aoss_qmp>;
> clock-names = "apb_pclk";
> arm,coresight-loses-context-with-cpu;
> + qcom,skip-power-up;
>
> out-ports {
> port {
> @@ -1886,6 +1890,7 @@
> clocks = <&aoss_qmp>;
> clock-names = "apb_pclk";
> arm,coresight-loses-context-with-cpu;
> + qcom,skip-power-up;
>
> out-ports {
> port {
> @@ -1905,6 +1910,7 @@
> clocks = <&aoss_qmp>;
> clock-names = "apb_pclk";
> arm,coresight-loses-context-with-cpu;
> + qcom,skip-power-up;
>
> out-ports {
> port {
> @@ -1924,6 +1930,7 @@
> clocks = <&aoss_qmp>;
> clock-names = "apb_pclk";
> arm,coresight-loses-context-with-cpu;
> + qcom,skip-power-up;
>
> out-ports {
> port {
> @@ -1943,6 +1950,7 @@
> clocks = <&aoss_qmp>;
> clock-names = "apb_pclk";
> arm,coresight-loses-context-with-cpu;
> + qcom,skip-power-up;
Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org>
>
> out-ports {
> port {
> --
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
> of Code Aurora Forum, hosted by The Linux Foundation
>
next prev parent reply other threads:[~2020-06-15 17:18 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-09 13:30 [PATCH 0/4] Add coresight support for SM8150 and few changes to SC7180 Sai Prakash Ranjan
2020-06-09 13:30 ` [PATCH 1/4] arm64: dts: qcom: sc7180: Add support to skip powering up of ETM Sai Prakash Ranjan
2020-06-15 17:17 ` Mathieu Poirier [this message]
2020-06-09 13:30 ` [PATCH 2/4] arm64: dts: qcom: sc7180: Add iommus property to ETR Sai Prakash Ranjan
2020-06-21 7:22 ` Bjorn Andersson
2020-06-21 8:09 ` Sai Prakash Ranjan
2020-06-24 6:56 ` Sai Prakash Ranjan
2020-07-27 20:58 ` Bjorn Andersson
2020-07-28 4:40 ` Sai Prakash Ranjan
2020-07-28 6:28 ` Bjorn Andersson
2020-07-28 7:20 ` Sai Prakash Ranjan
2020-06-09 13:30 ` [PATCH 3/4] arm64: dts: qcom: sc7180: Add support for context losing replicator Sai Prakash Ranjan
2020-06-15 17:19 ` Mathieu Poirier
2020-06-09 13:30 ` [PATCH 4/4] arm64: dts: qcom: sm8150: Add Coresight support Sai Prakash Ranjan
2020-06-15 17:35 ` Mathieu Poirier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200615171755.GA225607@xps15 \
--to=mathieu.poirier@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=jonathan@marek.ca \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mike.leach@linaro.org \
--cc=saiprakash.ranjan@codeaurora.org \
--cc=suzuki.poulose@arm.com \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).