From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
Cc: sboyd@kernel.org, agross@kernel.org, bjorn.andersson@linaro.org,
devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org,
linux-kernel@vger.kernel.org, robh+dt@kernel.org,
sricharan@codeaurora.org
Subject: Re: [PATCH v3 3/3] arm64: dts: Enabled MHI device over PCIe
Date: Thu, 8 Oct 2020 18:41:15 +0530 [thread overview]
Message-ID: <20201008131115.GA23649@linux> (raw)
In-Reply-To: <1602160344-19586-4-git-send-email-gokulsri@codeaurora.org>
Hi,
On Thu, Oct 08, 2020 at 06:02:24PM +0530, Gokul Sriram Palanisamy wrote:
> Enabled MHI device support over PCIe and added memory
> reservation required for MHI enabled QCN9000 PCIe card.
>
> Signed-off-by: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
> ---
> arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi | 47 ++++++++++++++++++++++++++++++
> 1 file changed, 47 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi b/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
> index 0827055..e5c1ec0 100644
> --- a/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
> +++ b/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
> @@ -24,6 +24,22 @@
> device_type = "memory";
> reg = <0x0 0x40000000 0x0 0x20000000>;
> };
> +
> + reserved-memory {
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> +
> + qcn9000_pcie0: memory@50f00000 {
> + no-map;
> + reg = <0x0 0x50f00000 0x0 0x03700000>;
> + };
> +
> + qcn9000_pcie1: memory@54600000 {
> + no-map;
> + reg = <0x0 0x54600000 0x0 0x03700000>;
> + };
> + };
> };
>
> &blsp1_spi1 {
> @@ -45,11 +61,42 @@
> &pcie0 {
> status = "ok";
> perst-gpio = <&tlmm 58 0x1>;
> +
> + pcie0_rp: pcie0_rp {
> + reg = <0 0 0 0 0>;
> +
> + status = "ok";
> + mhi_0: qcom,mhi@0 {
MHI doesn't support devicetree as of now so how is this supposed to work?
Have you tested this series with mainline?
Thanks,
Mani
> + reg = <0 0 0 0 0 >;
> +
> + qrtr_instance_id = <0x20>;
> + base-addr = <0x50f00000>;
> + m3-dump-addr = <0x53c00000>;
> + etr-addr = <0x53d00000>;
> + qcom,caldb-addr = <0x53e00000>;
> + };
> + };
> };
>
> &pcie1 {
> status = "ok";
> perst-gpio = <&tlmm 61 0x1>;
> +
> + pcie1_rp: pcie1_rp {
> + reg = <0 0 0 0 0>;
> +
> + status = "ok";
> + mhi_1: qcom,mhi@1 {
> + reg = <0 0 0 0 0 >;
> +
> + qrtr_instance_id = <0x21>;
> + base-addr = <0x54600000>;
> + m3-dump-addr = <0x57300000>;
> + etr-addr = <0x57400000>;
> + qcom,caldb-addr = <0x57500000>;
> + };
> + };
> + };
> };
>
> &qmp_pcie_phy0 {
> --
> 2.7.4
>
next prev parent reply other threads:[~2020-10-08 13:11 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-08 12:32 [PATCH v3 0/3] Add board support for HK10 board variants Gokul Sriram Palanisamy
2020-10-08 12:32 ` [PATCH v3 1/3] dt-bindings: qcom: Add ipq8074 bindings Gokul Sriram Palanisamy
2020-10-08 12:32 ` [PATCH v3 2/3] arm64: dts: Add board support for HK10 Gokul Sriram Palanisamy
2020-10-08 12:32 ` [PATCH v3 3/3] arm64: dts: Enabled MHI device over PCIe Gokul Sriram Palanisamy
2020-10-08 13:11 ` Manivannan Sadhasivam [this message]
2020-10-08 17:33 ` gokulsri
2020-10-09 8:26 ` Manivannan Sadhasivam
2020-10-09 11:27 ` Kalle Valo
2020-10-08 18:16 ` kernel test robot
2020-10-08 22:26 ` kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201008131115.GA23649@linux \
--to=manivannan.sadhasivam@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=gokulsri@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=sricharan@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).