From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: agross@kernel.org, bjorn.andersson@linaro.org
Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
Vinod Koul <vkoul@kernel.org>,
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Subject: [PATCH v2 17/18] ARM: dts: qcom: Add PMIC pmx55 dts
Date: Tue, 5 Jan 2021 17:56:48 +0530 [thread overview]
Message-ID: <20210105122649.13581-18-manivannan.sadhasivam@linaro.org> (raw)
In-Reply-To: <20210105122649.13581-1-manivannan.sadhasivam@linaro.org>
From: Vinod Koul <vkoul@kernel.org>
This adds DTS for PMIC PMX55 found in Qualcomm platforms.
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
---
arch/arm/boot/dts/qcom-pmx55.dtsi | 91 +++++++++++++++++++++++++++++++
1 file changed, 91 insertions(+)
create mode 100644 arch/arm/boot/dts/qcom-pmx55.dtsi
diff --git a/arch/arm/boot/dts/qcom-pmx55.dtsi b/arch/arm/boot/dts/qcom-pmx55.dtsi
new file mode 100644
index 000000000000..05f033334716
--- /dev/null
+++ b/arch/arm/boot/dts/qcom-pmx55.dtsi
@@ -0,0 +1,91 @@
+// SPDX-License-Identifier: BSD-3-Clause
+
+/*
+ * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
+ * Copyright (c) 2020, Linaro Limited
+ */
+
+#include <dt-bindings/iio/qcom,spmi-vadc.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/spmi/spmi.h>
+
+&spmi_bus {
+ pmic@8 {
+ compatible = "qcom,pmx55", "qcom,spmi-pmic";
+ reg = <0x8 SPMI_USID>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ power-on@800 {
+ compatible = "qcom,pm8916-pon";
+ reg = <0x0800>;
+
+ status = "disabled";
+ };
+
+ pmx55_temp: temp-alarm@2400 {
+ compatible = "qcom,spmi-temp-alarm";
+ reg = <0x2400>;
+ interrupts = <0x8 0x24 0x0 IRQ_TYPE_EDGE_BOTH>;
+ io-channels = <&pmx55_adc ADC5_DIE_TEMP>;
+ io-channel-names = "thermal";
+ #thermal-sensor-cells = <0>;
+ };
+
+ pmx55_adc: adc@3100 {
+ compatible = "qcom,spmi-adc5";
+ reg = <0x3100>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ #io-channel-cells = <1>;
+ interrupts = <0x8 0x31 0x0 IRQ_TYPE_EDGE_RISING>;
+
+ ref-gnd@0 {
+ reg = <ADC5_REF_GND>;
+ qcom,pre-scaling = <1 1>;
+ label = "ref_gnd";
+ };
+
+ vref-1p25@1 {
+ reg = <ADC5_1P25VREF>;
+ qcom,pre-scaling = <1 1>;
+ label = "vref_1p25";
+ };
+
+ die-temp@6 {
+ reg = <ADC5_DIE_TEMP>;
+ qcom,pre-scaling = <1 1>;
+ label = "die_temp";
+ };
+
+ chg-temp@9 {
+ reg = <ADC5_CHG_TEMP>;
+ qcom,pre-scaling = <1 1>;
+ label = "chg_temp";
+ };
+ };
+
+ pmx55_gpios: gpio@c000 {
+ compatible = "qcom,pmx55-gpio", "qcom,spmi-gpio";
+ reg = <0xc000>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ interrupts = <0x8 0xc0 0x0 IRQ_TYPE_NONE>,
+ <0x8 0xc1 0x0 IRQ_TYPE_NONE>,
+ <0x8 0xc3 0x0 IRQ_TYPE_NONE>,
+ <0x8 0xc4 0x0 IRQ_TYPE_NONE>,
+ <0x8 0xc5 0x0 IRQ_TYPE_NONE>,
+ <0x8 0xc7 0x0 IRQ_TYPE_NONE>,
+ <0x8 0xc8 0x0 IRQ_TYPE_NONE>;
+ };
+ };
+
+ pmic@9 {
+ compatible = "qcom,pmx55", "qcom,spmi-pmic";
+ reg = <0x9 SPMI_USID>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ };
+};
--
2.25.1
next prev parent reply other threads:[~2021-01-05 12:29 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-05 12:26 [PATCH v2 00/18] Devicetree update for SDX55 platform Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 01/18] ARM: dts: qcom: sdx55: Add pincontrol node Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 02/18] ARM: dts: qcom: sdx55: Add reserved memory nodes Manivannan Sadhasivam
2021-01-05 18:05 ` Bjorn Andersson
2021-01-06 3:07 ` Manivannan Sadhasivam
2021-01-06 3:42 ` Bjorn Andersson
2021-01-06 7:18 ` Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 03/18] dt-bindings: mmc: sdhci-msm: Document the SDX55 compatible Manivannan Sadhasivam
2021-01-05 15:53 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 04/18] ARM: dts: qcom: sdx55: Add support for SDHCI controller Manivannan Sadhasivam
2021-01-05 15:52 ` Vinod Koul
2021-01-06 10:26 ` Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 05/18] dt-bindings: arm-smmu: Add binding for Qcom SDX55 SMMU Manivannan Sadhasivam
2021-01-05 15:49 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 06/18] ARM: dts: qcom: sdx55: Enable ARM SMMU Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 07/18] ARM: dts: qcom: sdx55: Add support for TCSR Mutex Manivannan Sadhasivam
2021-01-05 15:52 ` Vinod Koul
2021-01-05 18:20 ` Bjorn Andersson
2021-01-05 12:26 ` [PATCH v2 08/18] ARM: dts: qcom: sdx55: Add Shared memory manager support Manivannan Sadhasivam
2021-01-05 15:51 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 09/18] ARM: dts: qcom: sdx55: Add QPIC BAM support Manivannan Sadhasivam
2021-01-05 15:50 ` Vinod Koul
2021-01-05 15:55 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 10/18] ARM: dts: qcom: sdx55: Add QPIC NAND support Manivannan Sadhasivam
2021-01-05 15:51 ` Vinod Koul
2021-01-06 7:29 ` Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 11/18] ARM: dts: qcom: sdx55-mtp: Enable BAM DMA Manivannan Sadhasivam
2021-01-05 15:51 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 12/18] ARM: dts: qcom: sdx55-mtp: Enable QPIC NAND Manivannan Sadhasivam
2021-01-05 15:51 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 13/18] ARM: dts: qcom: sdx55: Add spmi node Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 14/18] ARM: dts: qcom: sdx55-mtp: Add pm8150b pmic Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 15/18] ARM: dts: qcom: sdx55-mtp: Add pmx55 pmic Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 16/18] ARM: dts: qcom: sdx55: Add rpmpd node Manivannan Sadhasivam
2021-01-05 12:26 ` Manivannan Sadhasivam [this message]
2021-01-05 18:10 ` [PATCH v2 17/18] ARM: dts: qcom: Add PMIC pmx55 dts Bjorn Andersson
2021-01-05 12:26 ` [PATCH v2 18/18] ARM: dts: qcom: sdx55-mtp: Add regulator nodes Manivannan Sadhasivam
2021-01-05 18:16 ` Bjorn Andersson
2021-01-06 10:54 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210105122649.13581-18-manivannan.sadhasivam@linaro.org \
--to=manivannan.sadhasivam@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).