From: Chun-Jie Chen <chun-jie.chen@mediatek.com>
To: Enric Balletbo i Serra <enric.balletbo@collabora.com>,
Matthias Brugger <matthias.bgg@gmail.com>,
Nicolas Boichat <drinkcat@chromium.org>,
Rob Herring <robh+dt@kernel.org>
Cc: <linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-mediatek@lists.infradead.org>,
<srv_heupstream@mediatek.com>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
Chun-Jie Chen <chun-jie.chen@mediatek.com>
Subject: [PATCH 2/4] dt-bindings: power: Add MT8195 power domains
Date: Tue, 15 Jun 2021 12:36:01 +0800 [thread overview]
Message-ID: <20210615043603.20412-3-chun-jie.chen@mediatek.com> (raw)
In-Reply-To: <20210615043603.20412-1-chun-jie.chen@mediatek.com>
Add power domains dt-bindings for MT8195.
Signed-off-by: Chun-Jie Chen <chun-jie.chen@mediatek.com>
---
.../power/mediatek,power-controller.yaml | 2 +
include/dt-bindings/power/mt8195-power.h | 51 +++++++++++++++++++
2 files changed, 53 insertions(+)
create mode 100644 include/dt-bindings/power/mt8195-power.h
diff --git a/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml b/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml
index f234a756c193..d6ebd77d28a7 100644
--- a/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml
+++ b/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml
@@ -27,6 +27,7 @@ properties:
- mediatek,mt8173-power-controller
- mediatek,mt8183-power-controller
- mediatek,mt8192-power-controller
+ - mediatek,mt8195-power-controller
'#power-domain-cells':
const: 1
@@ -64,6 +65,7 @@ patternProperties:
"include/dt-bindings/power/mt8173-power.h" - for MT8173 type power domain.
"include/dt-bindings/power/mt8183-power.h" - for MT8183 type power domain.
"include/dt-bindings/power/mt8192-power.h" - for MT8192 type power domain.
+ "include/dt-bindings/power/mt8195-power.h" - for MT8195 type power domain.
maxItems: 1
clocks:
diff --git a/include/dt-bindings/power/mt8195-power.h b/include/dt-bindings/power/mt8195-power.h
new file mode 100644
index 000000000000..43fd36e1f538
--- /dev/null
+++ b/include/dt-bindings/power/mt8195-power.h
@@ -0,0 +1,51 @@
+/* SPDX-License-Identifier: GPL-2.0
+ *
+ * Copyright (c) 2021 MediaTek Inc.
+ * Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
+ */
+
+#ifndef _DT_BINDINGS_POWER_MT8195_POWER_H
+#define _DT_BINDINGS_POWER_MT8195_POWER_H
+
+#define MT8195_POWER_DOMAIN_PCIE_MAC_P0 0
+#define MT8195_POWER_DOMAIN_PCIE_MAC_P1 1
+#define MT8195_POWER_DOMAIN_PCIE_PHY 2
+#define MT8195_POWER_DOMAIN_SSUSB_PCIE_PHY 3
+#define MT8195_POWER_DOMAIN_CSI_RX_TOP 4
+#define MT8195_POWER_DOMAIN_ETHER 5
+#define MT8195_POWER_DOMAIN_ADSP 6
+#define MT8195_POWER_DOMAIN_AUDIO 7
+#define MT8195_POWER_DOMAIN_AUDIO_ASRC 8
+#define MT8195_POWER_DOMAIN_NNA 9
+#define MT8195_POWER_DOMAIN_NNA0 10
+#define MT8195_POWER_DOMAIN_NNA1 11
+#define MT8195_POWER_DOMAIN_MFG0 12
+#define MT8195_POWER_DOMAIN_MFG1 13
+#define MT8195_POWER_DOMAIN_MFG2 14
+#define MT8195_POWER_DOMAIN_MFG3 15
+#define MT8195_POWER_DOMAIN_MFG4 16
+#define MT8195_POWER_DOMAIN_MFG5 17
+#define MT8195_POWER_DOMAIN_MFG6 18
+#define MT8195_POWER_DOMAIN_VPPSYS0 19
+#define MT8195_POWER_DOMAIN_VDOSYS0 20
+#define MT8195_POWER_DOMAIN_VPPSYS1 21
+#define MT8195_POWER_DOMAIN_VDOSYS1 22
+#define MT8195_POWER_DOMAIN_DP_TX 23
+#define MT8195_POWER_DOMAIN_EPD_TX 24
+#define MT8195_POWER_DOMAIN_HDMI_TX 25
+#define MT8195_POWER_DOMAIN_HDMI_RX 26
+#define MT8195_POWER_DOMAIN_WPESYS 27
+#define MT8195_POWER_DOMAIN_VDEC0 28
+#define MT8195_POWER_DOMAIN_VDEC1 29
+#define MT8195_POWER_DOMAIN_VDEC2 30
+#define MT8195_POWER_DOMAIN_VENC 31
+#define MT8195_POWER_DOMAIN_VENC_CORE1 32
+#define MT8195_POWER_DOMAIN_IMG 33
+#define MT8195_POWER_DOMAIN_DIP 34
+#define MT8195_POWER_DOMAIN_IPE 35
+#define MT8195_POWER_DOMAIN_CAM 36
+#define MT8195_POWER_DOMAIN_CAM_RAWA 37
+#define MT8195_POWER_DOMAIN_CAM_RAWB 38
+#define MT8195_POWER_DOMAIN_CAM_MRAW 39
+
+#endif /* _DT_BINDINGS_POWER_MT8195_POWER_H */
--
2.18.0
next prev parent reply other threads:[~2021-06-15 4:38 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20210615043603.20412-1-chun-jie.chen@mediatek.com>
2021-06-15 4:36 ` [PATCH 1/4] soc: mediatek: pm-domains: Move power status offset to power domain data Chun-Jie Chen
2021-06-15 4:36 ` Chun-Jie Chen [this message]
2021-06-15 4:36 ` [PATCH 3/4] soc: mediatek: pm-domains: Add support for mt8195 Chun-Jie Chen
2021-06-15 4:36 ` [PATCH 4/4] soc: mediatek: pm-domains: Remove unused macro Chun-Jie Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210615043603.20412-3-chun-jie.chen@mediatek.com \
--to=chun-jie.chen@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=drinkcat@chromium.org \
--cc=enric.balletbo@collabora.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=robh+dt@kernel.org \
--cc=srv_heupstream@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).