* [PATCH] arm64: dts: imx8qm: add smmu node
@ 2021-08-07 10:45 Peng Fan (OSS)
2021-08-09 8:16 ` Shawn Guo
2021-08-09 11:44 ` Robin Murphy
0 siblings, 2 replies; 3+ messages in thread
From: Peng Fan (OSS) @ 2021-08-07 10:45 UTC (permalink / raw)
To: robh+dt, shawnguo, s.hauer
Cc: kernel, festevam, linux-imx, p.zabel, l.stach, krzk, agx, marex,
andrew.smirnov, devicetree, linux-arm-kernel, linux-kernel,
aisheng.dong, Peng Fan
From: Peng Fan <peng.fan@nxp.com>
i.MX8QM has an iommu unit: SMMU-V2(mmu-500), add it.
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
arch/arm64/boot/dts/freescale/imx8qm.dtsi | 16 ++++++++++++++++
1 file changed, 16 insertions(+)
diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
index aebbe2b84aa1..b8ffd5be6a3e 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
@@ -165,6 +165,22 @@ iomuxc: pinctrl {
};
+ smmu: iommu@51400000 {
+ compatible = "arm,mmu-500";
+ reg = <0 0x51400000 0 0x40000>;
+ #iommu-cells = <2>;
+ #global-interrupts = <1>;
+ interrupts = <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
+ <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
+ <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
+ <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
+ <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
+ <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
+ <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
+ <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
+ <0 32 4>;
+ };
+
/* sorted in register address */
#include "imx8-ss-img.dtsi"
#include "imx8-ss-dma.dtsi"
--
2.30.0
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH] arm64: dts: imx8qm: add smmu node
2021-08-07 10:45 [PATCH] arm64: dts: imx8qm: add smmu node Peng Fan (OSS)
@ 2021-08-09 8:16 ` Shawn Guo
2021-08-09 11:44 ` Robin Murphy
1 sibling, 0 replies; 3+ messages in thread
From: Shawn Guo @ 2021-08-09 8:16 UTC (permalink / raw)
To: Peng Fan (OSS)
Cc: robh+dt, s.hauer, kernel, festevam, linux-imx, p.zabel, l.stach,
krzk, agx, marex, andrew.smirnov, devicetree, linux-arm-kernel,
linux-kernel, aisheng.dong, Peng Fan
On Sat, Aug 07, 2021 at 06:45:17PM +0800, Peng Fan (OSS) wrote:
> From: Peng Fan <peng.fan@nxp.com>
>
> i.MX8QM has an iommu unit: SMMU-V2(mmu-500), add it.
>
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
> arch/arm64/boot/dts/freescale/imx8qm.dtsi | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
> index aebbe2b84aa1..b8ffd5be6a3e 100644
> --- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
> @@ -165,6 +165,22 @@ iomuxc: pinctrl {
>
> };
>
> + smmu: iommu@51400000 {
> + compatible = "arm,mmu-500";
> + reg = <0 0x51400000 0 0x40000>;
> + #iommu-cells = <2>;
> + #global-interrupts = <1>;
> + interrupts = <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>;
Use macro to make it more readable.
Shawn
> + };
> +
> /* sorted in register address */
> #include "imx8-ss-img.dtsi"
> #include "imx8-ss-dma.dtsi"
> --
> 2.30.0
>
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH] arm64: dts: imx8qm: add smmu node
2021-08-07 10:45 [PATCH] arm64: dts: imx8qm: add smmu node Peng Fan (OSS)
2021-08-09 8:16 ` Shawn Guo
@ 2021-08-09 11:44 ` Robin Murphy
1 sibling, 0 replies; 3+ messages in thread
From: Robin Murphy @ 2021-08-09 11:44 UTC (permalink / raw)
To: Peng Fan (OSS), robh+dt, shawnguo, s.hauer
Cc: kernel, festevam, linux-imx, p.zabel, l.stach, krzk, agx, marex,
andrew.smirnov, devicetree, linux-arm-kernel, linux-kernel,
aisheng.dong, Peng Fan
On 2021-08-07 11:45, Peng Fan (OSS) wrote:
> From: Peng Fan <peng.fan@nxp.com>
>
> i.MX8QM has an iommu unit: SMMU-V2(mmu-500), add it.
Given CONFIG_ARM_SMMU_DISABLE_BYPASS_BY_DEFAULT, you may want to add
this in a disabled state until you've filled in all the "iommus"
properties for the client devices. Otherwise, be prepared to hear from
people reporting issues bisected to this patch ;)
Robin.
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
> arch/arm64/boot/dts/freescale/imx8qm.dtsi | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
> index aebbe2b84aa1..b8ffd5be6a3e 100644
> --- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
> @@ -165,6 +165,22 @@ iomuxc: pinctrl {
>
> };
>
> + smmu: iommu@51400000 {
> + compatible = "arm,mmu-500";
> + reg = <0 0x51400000 0 0x40000>;
> + #iommu-cells = <2>;
> + #global-interrupts = <1>;
> + interrupts = <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
> + <0 32 4>;
> + };
> +
> /* sorted in register address */
> #include "imx8-ss-img.dtsi"
> #include "imx8-ss-dma.dtsi"
>
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2021-08-09 11:44 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-08-07 10:45 [PATCH] arm64: dts: imx8qm: add smmu node Peng Fan (OSS)
2021-08-09 8:16 ` Shawn Guo
2021-08-09 11:44 ` Robin Murphy
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).