From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A0B05C4332F for ; Tue, 2 Nov 2021 22:57:29 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 8C21C60041 for ; Tue, 2 Nov 2021 22:57:29 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231987AbhKBXAD (ORCPT ); Tue, 2 Nov 2021 19:00:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46204 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231818AbhKBW7u (ORCPT ); Tue, 2 Nov 2021 18:59:50 -0400 Received: from mail-qv1-xf2e.google.com (mail-qv1-xf2e.google.com [IPv6:2607:f8b0:4864:20::f2e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 84BD4C061224; Tue, 2 Nov 2021 15:57:14 -0700 (PDT) Received: by mail-qv1-xf2e.google.com with SMTP id d6so617814qvb.3; Tue, 02 Nov 2021 15:57:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=KJbR10cfA3Dm1rVa/SR1fwN03C7dnAKSwyeGYXbZeAE=; b=VBZ5EKl3yqzayagz2NIOUpta2raIJlHdtZ5WKwgIZ6j503UW4Q52eSK2+FVdLEJiHg L7VZR97j1icNDo+qPQyNqgIuTLFjPq1rqaTjmUmpKDjPz7qe6hnLY9bXm0AJkEa/YrJz fFIUaIsq33S4saU9tdoD/Oa4m3RwiIevI0ucEY5zhG6/Lb955Rie9I0HGK/may2U3gbS xhRAtozyNl07GaxLb026CGui4dMf5shQokkUyD0GgRzq215GqAdoTwJ4tm6IE/jL6rXT LfjRHcW2aMn3zMKUfC7NZOXzxRoNNhAkBYQGOgjNXFFoUzJSN2rGZAfGg8zNcGE6SqwJ E82w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=KJbR10cfA3Dm1rVa/SR1fwN03C7dnAKSwyeGYXbZeAE=; b=2MMTGalm0i7QFOD39LXR7qBM2eEqeAIKjZXSGB/YhiphHC7MNe5Dq8WFBA7pxG+b3t pQDCAIFl2I1lFPZ0wbEEWywJode+ipejwXGMl3C/IMyqLIXm39DwSj8IUp770m83YbvO G7EF0QFPmPPkwF/ju7GD6bS0NETU7I9gZHUFaaDIzskY3TR5OPG/2zMLQTmfDAq1VisX 9vDDoUXfkaEsuWYROK/hRJ62nwmLEEG4DF3PA4KobUPPsA6mYUe9lq3dwaFGdqSvcqOt Xmzl8gJrW0WwY+n8ZZD9Hfv8yl+kBhQeOO+8D9p5BqFo+gITKzeSHcajSbcmP5rDk6MM yP3Q== X-Gm-Message-State: AOAM533t2EwIULnEEmV74DuBBnOSJt7YypICgljXZnLFs4C+elHQeU/u tOEpvVe4eSF2rARMtMDToNo= X-Google-Smtp-Source: ABdhPJxaccS4R1msGI9cy1q7UzxIRh2qCcIt4rzGh0mOvae2u1HgS99X5CeekO7takukqtUCz9CMuA== X-Received: by 2002:a05:622a:1810:: with SMTP id t16mr35306205qtc.348.1635893833728; Tue, 02 Nov 2021 15:57:13 -0700 (PDT) Received: from jesse-desktop.jtp-bos.lab (146-115-144-188.s4282.c3-0.nwt-cbr1.sbo-nwt.ma.cable.rcncustomer.com. [146.115.144.188]) by smtp.gmail.com with ESMTPSA id v19sm351222qtk.6.2021.11.02.15.57.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Nov 2021 15:57:13 -0700 (PDT) From: Jesse Taube X-Google-Original-From: Jesse Taube To: linux-imx@nxp.com List-Id: Cc: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, ulf.hansson@linaro.org, aisheng.dong@nxp.com, stefan@agner.ch, linus.walleij@linaro.org, gregkh@linuxfoundation.org, arnd@arndb.de, olof@lixom.net, soc@kernel.org, linux@armlinux.org.uk, abel.vesa@nxp.com, adrian.hunter@intel.com, jirislaby@kernel.org, giulio.benetti@benettiengineering.com, nobuhiro1.iwamatsu@toshiba.co.jp, Mr.Bossman075@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org Subject: [PATCH v2 06/13] dt-bindings: imx: Add clock binding for i.MXRT1050 Date: Tue, 2 Nov 2021 18:56:54 -0400 Message-Id: <20211102225701.98944-7-Mr.Bossman075@gmail.com> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211102225701.98944-1-Mr.Bossman075@gmail.com> References: <20211102225701.98944-1-Mr.Bossman075@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Giulio Benetti Add the clock binding doc for i.MXRT1050. Signed-off-by: Giulio Benetti [Giulio: added all clocks up to IMXRT1050_CLK_USBOH3] Signed-off-by: Jesse Taube [Jesse: added clocks from IMXRT1050_CLK_IPG_PDOF to IMXRT1050_CLK_DMA_MUX and moved IMXRT1050_CLK_END on] --- V1->V2: * Nothing done --- include/dt-bindings/clock/imxrt1050-clock.h | 72 +++++++++++++++++++++ 1 file changed, 72 insertions(+) create mode 100644 include/dt-bindings/clock/imxrt1050-clock.h diff --git a/include/dt-bindings/clock/imxrt1050-clock.h b/include/dt-bindings/clock/imxrt1050-clock.h new file mode 100644 index 000000000000..6e78ac382a0a --- /dev/null +++ b/include/dt-bindings/clock/imxrt1050-clock.h @@ -0,0 +1,72 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright(C) 2019 + * Author(s): Giulio Benetti + */ + +#ifndef __DT_BINDINGS_CLOCK_IMXRT1050_H +#define __DT_BINDINGS_CLOCK_IMXRT1050_H + +#define IMXRT1050_CLK_DUMMY 0 +#define IMXRT1050_CLK_CKIL 1 +#define IMXRT1050_CLK_CKIH 2 +#define IMXRT1050_CLK_OSC 3 +#define IMXRT1050_CLK_PLL2_PFD0_352M 4 +#define IMXRT1050_CLK_PLL2_PFD1_594M 5 +#define IMXRT1050_CLK_PLL2_PFD2_396M 6 +#define IMXRT1050_CLK_PLL3_PFD0_720M 7 +#define IMXRT1050_CLK_PLL3_PFD1_664_62M 8 +#define IMXRT1050_CLK_PLL3_PFD2_508_24M 9 +#define IMXRT1050_CLK_PLL3_PFD3_454_74M 10 +#define IMXRT1050_CLK_PLL2_198M 11 +#define IMXRT1050_CLK_PLL3_120M 12 +#define IMXRT1050_CLK_PLL3_80M 13 +#define IMXRT1050_CLK_PLL3_60M 14 +#define IMXRT1050_CLK_PLL1_BYPASS 15 +#define IMXRT1050_CLK_PLL2_BYPASS 16 +#define IMXRT1050_CLK_PLL3_BYPASS 17 +#define IMXRT1050_CLK_PLL5_BYPASS 19 +#define IMXRT1050_CLK_PLL1_REF_SEL 20 +#define IMXRT1050_CLK_PLL2_REF_SEL 21 +#define IMXRT1050_CLK_PLL3_REF_SEL 22 +#define IMXRT1050_CLK_PLL5_REF_SEL 23 +#define IMXRT1050_CLK_PRE_PERIPH_SEL 24 +#define IMXRT1050_CLK_PERIPH_SEL 25 +#define IMXRT1050_CLK_SEMC_ALT_SEL 26 +#define IMXRT1050_CLK_SEMC_SEL 27 +#define IMXRT1050_CLK_USDHC1_SEL 28 +#define IMXRT1050_CLK_USDHC2_SEL 29 +#define IMXRT1050_CLK_LPUART_SEL 30 +#define IMXRT1050_CLK_LCDIF_SEL 31 +#define IMXRT1050_CLK_VIDEO_POST_DIV_SEL 32 +#define IMXRT1050_CLK_VIDEO_DIV 33 +#define IMXRT1050_CLK_ARM_PODF 34 +#define IMXRT1050_CLK_LPUART_PODF 35 +#define IMXRT1050_CLK_USDHC1_PODF 36 +#define IMXRT1050_CLK_USDHC2_PODF 37 +#define IMXRT1050_CLK_SEMC_PODF 38 +#define IMXRT1050_CLK_AHB_PODF 39 +#define IMXRT1050_CLK_LCDIF_PRED 40 +#define IMXRT1050_CLK_LCDIF_PODF 41 +#define IMXRT1050_CLK_USDHC1 42 +#define IMXRT1050_CLK_USDHC2 43 +#define IMXRT1050_CLK_LPUART1 44 +#define IMXRT1050_CLK_SEMC 45 +#define IMXRT1050_CLK_LCDIF_APB 46 +#define IMXRT1050_CLK_PLL1_ARM 47 +#define IMXRT1050_CLK_PLL2_SYS 48 +#define IMXRT1050_CLK_PLL3_USB_OTG 49 +#define IMXRT1050_CLK_PLL4_AUDIO 50 +#define IMXRT1050_CLK_PLL5_VIDEO 51 +#define IMXRT1050_CLK_PLL6_ENET 52 +#define IMXRT1050_CLK_PLL7_USB_HOST 53 +#define IMXRT1050_CLK_LCDIF_PIX 54 +#define IMXRT1050_CLK_USBOH3 55 +#define IMXRT1050_CLK_IPG_PDOF 56 +#define IMXRT1050_CLK_PER_CLK_SEL 57 +#define IMXRT1050_CLK_PER_PDOF 58 +#define IMXRT1050_CLK_DMA 59 +#define IMXRT1050_CLK_DMA_MUX 60 +#define IMXRT1050_CLK_END 70 + +#endif /* __DT_BINDINGS_CLOCK_IMXRT1050_H */ -- 2.33.1