From: nandhini.srikandan@intel.com
To: fancer.lancer@gmail.com, broonie@kernel.org, robh+dt@kernel.org,
linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org
Cc: devicetree@vger.kernel.org, mgross@linux.intel.com,
kris.pan@intel.com, kenchappa.demakkanavar@intel.com,
furong.zhou@intel.com, mallikarjunappa.sangannavar@intel.com,
mahesh.r.vaidya@intel.com, nandhini.srikandan@intel.com,
rashmi.a@intel.com
Subject: [PATCH v3 1/5] dt-bindings: spi: Add SSTE support for DWC SSI controller
Date: Thu, 11 Nov 2021 14:51:57 +0800 [thread overview]
Message-ID: <20211111065201.10249-2-nandhini.srikandan@intel.com> (raw)
In-Reply-To: <20211111065201.10249-1-nandhini.srikandan@intel.com>
From: Nandhini Srikandan <nandhini.srikandan@intel.com>
Add Slave Select Toggle Enable(SSTE) support for DWC SSI controller.
Signed-off-by: Nandhini Srikandan <nandhini.srikandan@intel.com>
---
Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml b/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml
index ca91201a9926..866416d01e94 100644
--- a/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml
+++ b/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml
@@ -149,6 +149,12 @@ patternProperties:
is an optional feature of the designware controller, and the
upper limit is also subject to controller configuration.
+ snps,sste:
+ description: Slave select line will toggle between consecutive
+ data frames, with the serial clock being held to its default
+ value while slave select line is high.
+ type: boolean
+
unevaluatedProperties: false
required:
--
2.17.1
next prev parent reply other threads:[~2021-11-11 6:54 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-11 6:51 [PATCH v3 0/5] Add support for Intel Thunder Bay SPI controller nandhini.srikandan
2021-11-11 6:51 ` nandhini.srikandan [this message]
2021-11-11 13:53 ` [PATCH v3 1/5] dt-bindings: spi: Add SSTE support for DWC SSI controller Mark Brown
2021-11-11 14:31 ` Serge Semin
2021-11-11 15:01 ` Mark Brown
2021-11-11 15:06 ` Serge Semin
2021-11-17 12:05 ` Srikandan, Nandhini
2021-11-11 6:51 ` [PATCH v3 2/5] spi: dw: " nandhini.srikandan
2021-11-11 13:56 ` Mark Brown
2021-11-11 14:16 ` Serge Semin
2021-11-11 14:42 ` Serge Semin
2021-11-11 6:51 ` [PATCH v3 3/5] spi: dw: Add support for master mode selection " nandhini.srikandan
2021-11-11 14:16 ` Mark Brown
2021-11-11 14:52 ` Serge Semin
2021-11-11 15:14 ` Mark Brown
2021-11-11 16:06 ` Serge Semin
2021-11-11 16:25 ` Mark Brown
2021-11-16 19:15 ` Serge Semin
2021-11-17 11:59 ` Srikandan, Nandhini
2021-12-08 11:03 ` Srikandan, Nandhini
2021-12-09 8:40 ` Serge Semin
2021-11-11 6:52 ` [PATCH v3 4/5] dt-bindings: spi: Add bindings for Intel Thunder Bay SoC nandhini.srikandan
2021-11-19 16:55 ` Rob Herring
2021-11-11 6:52 ` [PATCH v3 5/5] spi: dw: Add support for Intel Thunder Bay SPI controller nandhini.srikandan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211111065201.10249-2-nandhini.srikandan@intel.com \
--to=nandhini.srikandan@intel.com \
--cc=broonie@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fancer.lancer@gmail.com \
--cc=furong.zhou@intel.com \
--cc=kenchappa.demakkanavar@intel.com \
--cc=kris.pan@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-spi@vger.kernel.org \
--cc=mahesh.r.vaidya@intel.com \
--cc=mallikarjunappa.sangannavar@intel.com \
--cc=mgross@linux.intel.com \
--cc=rashmi.a@intel.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).