From: Nicolas Frattaroli <frattaroli.nicolas@gmail.com>
To: Rob Herring <robh+dt@kernel.org>, Heiko Stuebner <heiko@sntech.de>
Cc: Nicolas Frattaroli <frattaroli.nicolas@gmail.com>,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org
Subject: [PATCH v2 0/3] RK356x/Quartz64 Model A SPI
Date: Sat, 27 Nov 2021 15:19:06 +0100 [thread overview]
Message-ID: <20211127141910.12649-1-frattaroli.nicolas@gmail.com> (raw)
Changes in v2:
- sort properties in rk356x.dtsi correctly
- remove pinctrl-1 line from rk356x.dtsi as it refers to
non-mainline stuff
Original cover letter:
The first patch of this series adds a compatible for rk3568-spi
to the DT bindings.
The second adds the SPI nodes for RK3566 and RK3568 SoCs. The nodes
were lifted from the downstream vendor kernel's devicetree, and were
double-checked for correctness.
The third patch sets up the broken-out SPI pins on the Quartz64
Model A; they use the "m1" set of the pins, not the "m0" set. I
assume the "m" stands for "mux".
I've tested both patches by connecting an MCP2515 SPI CAN bus
controller to the spi pins, which initialised fine.
Regards,
Nicolas Frattaroli
Nicolas Frattaroli (3):
dt-bindings: spi: spi-rockchip: Add rk3568-spi compatible
arm64: dts: rockchip: Add spi nodes on rk356x
arm64: dts: rockchip: Add spi1 pins on Quartz64 A
.../devicetree/bindings/spi/spi-rockchip.yaml | 1 +
.../boot/dts/rockchip/rk3566-quartz64-a.dts | 5 ++
arch/arm64/boot/dts/rockchip/rk356x.dtsi | 64 +++++++++++++++++++
3 files changed, 70 insertions(+)
--
2.34.1
next reply other threads:[~2021-11-27 14:21 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-27 14:19 Nicolas Frattaroli [this message]
2021-11-27 14:19 ` [PATCH v2 1/3] dt-bindings: spi: spi-rockchip: Add rk3568-spi compatible Nicolas Frattaroli
2021-11-29 12:01 ` Mark Brown
2021-11-27 14:19 ` [PATCH v2 2/3] arm64: dts: rockchip: Add spi nodes on rk356x Nicolas Frattaroli
2021-11-27 14:19 ` [PATCH v2 3/3] arm64: dts: rockchip: Add spi1 pins on Quartz64 A Nicolas Frattaroli
2021-11-27 15:29 ` Johan Jonker
2021-11-27 15:40 ` Nicolas Frattaroli
2021-12-12 12:40 ` (subset) [PATCH v2 0/3] RK356x/Quartz64 Model A SPI Heiko Stuebner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211127141910.12649-1-frattaroli.nicolas@gmail.com \
--to=frattaroli.nicolas@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=heiko@sntech.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).