From: Yazen Ghannam <yazen.ghannam@amd.com> To: <linux-edac@vger.kernel.org> Cc: <linux-kernel@vger.kernel.org>, <bp@alien8.de>, <mchehab@kernel.org>, <tony.luck@intel.com>, <james.morse@arm.com>, <rric@kernel.org>, <Smita.KoralahalliChannabasappa@amd.com>, <william.roche@oracle.com>, "Yazen Ghannam" <yazen.ghannam@amd.com> Subject: [PATCH 0/4] AMD Family 19h Models 10h-1Fh Updates Date: Wed, 8 Dec 2021 17:43:52 +0000 [thread overview] Message-ID: <20211208174356.1997855-1-yazen.ghannam@amd.com> (raw) Hi all, This set adds support for AMD Family 19h Models 10h-1Fh and A0h-AFh. Patch 1 adds some new memory types into EDAC. Patch 2 adds the PCI IDs, family structures, etc. for the new models. Patch 3 is a small fixup on how some registers are checked. Patch 4 adds register offset and other minor changes introduced with these new models. This set is based on the following branches: - tip/master - ras/edac-for-next - groeck/linux-staging/hwmon-next The following commit in hwmon-next is needed for functional support of this set. 49e90c39d0be ("x86/amd_nb: Add AMD Family 19h Models (10h-1Fh) and (A0h-AFh) PCI IDs") Thanks, Yazen Yazen Ghannam (4): EDAC: Add RDDR5 and LRDDR5 memory types EDAC/amd64: Add support for AMD Family 19h Models 10h-1Fh and A0h-AFh EDAC/amd64: Check register values from all UMCs EDAC/amd64: Add DDR5 support and related register changes drivers/edac/amd64_edac.c | 93 +++++++++++++++++++++++++++++++++++---- drivers/edac/amd64_edac.h | 16 ++++++- drivers/edac/edac_mc.c | 2 + include/linux/edac.h | 6 +++ 4 files changed, 107 insertions(+), 10 deletions(-) -- 2.25.1
next reply other threads:[~2021-12-08 17:44 UTC|newest] Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-12-08 17:43 Yazen Ghannam [this message] 2021-12-08 17:43 ` [PATCH 1/4] EDAC: Add RDDR5 and LRDDR5 memory types Yazen Ghannam 2021-12-08 17:43 ` [PATCH 2/4] EDAC/amd64: Add support for AMD Family 19h Models 10h-1Fh and A0h-AFh Yazen Ghannam 2021-12-08 17:43 ` [PATCH 3/4] EDAC/amd64: Check register values from all UMCs Yazen Ghannam 2021-12-10 12:34 ` Borislav Petkov 2021-12-13 17:24 ` Yazen Ghannam 2021-12-08 17:43 ` [PATCH 4/4] EDAC/amd64: Add DDR5 support and related register changes Yazen Ghannam 2021-12-10 12:41 ` Borislav Petkov 2021-12-13 17:46 ` Yazen Ghannam 2021-12-14 16:22 ` Borislav Petkov 2021-12-10 12:44 ` [PATCH 0/4] AMD Family 19h Models 10h-1Fh Updates Borislav Petkov 2021-12-13 17:23 ` Yazen Ghannam
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20211208174356.1997855-1-yazen.ghannam@amd.com \ --to=yazen.ghannam@amd.com \ --cc=Smita.KoralahalliChannabasappa@amd.com \ --cc=bp@alien8.de \ --cc=james.morse@arm.com \ --cc=linux-edac@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=mchehab@kernel.org \ --cc=rric@kernel.org \ --cc=tony.luck@intel.com \ --cc=william.roche@oracle.com \ --subject='Re: [PATCH 0/4] AMD Family 19h Models 10h-1Fh Updates' \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).