From: Nick Forrington <nick.forrington@arm.com>
To: linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org,
acme@kernel.org
Cc: Nick Forrington <nick.forrington@arm.com>,
John Garry <john.garry@huawei.com>, Will Deacon <will@kernel.org>,
James Clark <james.clark@arm.com>,
Mike Leach <mike.leach@linaro.org>, Leo Yan <leo.yan@linaro.org>,
Peter Zijlstra <peterz@infradead.org>,
Ingo Molnar <mingo@redhat.com>,
Mark Rutland <mark.rutland@arm.com>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Jiri Olsa <jolsa@kernel.org>, Namhyung Kim <namhyung@kernel.org>,
Andrew Kilroy <andrew.kilroy@arm.com>,
Kajol Jain <kjain@linux.ibm.com>, Andi Kleen <ak@linux.intel.com>,
linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 00/13] perf vendors events arm64: Multiple Arm CPUs
Date: Fri, 20 May 2022 19:14:42 +0100 [thread overview]
Message-ID: <20220520181455.340344-1-nick.forrington@arm.com> (raw)
Add Performance Monitoring Unit event data for the Arm CPUs listed
below.
Changesets are dependent due to incremental updates to the common events
file and mapfile.csv.
Data is sourced from https://github.com/ARM-software/data
Changes since v1:
* No longer includes AArch32-only CPUs [1]. (Subsequent patch contents
* unchanged)
[1]: https://lore.kernel.org/all/2d73146a-86fc-e0d1-11b9-432c7431d58a@huawei.com/
Nick Forrington (13):
perf vendors events arm64: Arm Cortex-A34
perf vendors events arm64: Arm Cortex-A35
perf vendors events arm64: Arm Cortex-A55
perf vendors events arm64: Arm Cortex-A510
perf vendors events arm64: Arm Cortex-A65
perf vendors events arm64: Arm Cortex-A73
perf vendors events arm64: Arm Cortex-A75
perf vendors events arm64: Arm Cortex-A77
perf vendors events arm64: Arm Cortex-A78
perf vendors events arm64: Arm Cortex-A710
perf vendors events arm64: Arm Cortex-X1
perf vendors events arm64: Arm Cortex-X2
perf vendors events arm64: Arm Neoverse E1
.../arch/arm64/arm/cortex-a34/branch.json | 11 +
.../arch/arm64/arm/cortex-a34/bus.json | 17 ++
.../arch/arm64/arm/cortex-a34/cache.json | 32 +++
.../arch/arm64/arm/cortex-a34/exception.json | 14 ++
.../arm64/arm/cortex-a34/instruction.json | 29 +++
.../arch/arm64/arm/cortex-a34/memory.json | 8 +
.../arch/arm64/arm/cortex-a35/branch.json | 11 +
.../arch/arm64/arm/cortex-a35/bus.json | 17 ++
.../arch/arm64/arm/cortex-a35/cache.json | 32 +++
.../arch/arm64/arm/cortex-a35/exception.json | 14 ++
.../arm64/arm/cortex-a35/instruction.json | 44 ++++
.../arch/arm64/arm/cortex-a35/memory.json | 8 +
.../arch/arm64/arm/cortex-a510/branch.json | 59 +++++
.../arch/arm64/arm/cortex-a510/bus.json | 17 ++
.../arch/arm64/arm/cortex-a510/cache.json | 182 ++++++++++++++
.../arch/arm64/arm/cortex-a510/exception.json | 14 ++
.../arm64/arm/cortex-a510/instruction.json | 95 +++++++
.../arch/arm64/arm/cortex-a510/memory.json | 32 +++
.../arch/arm64/arm/cortex-a510/pipeline.json | 107 ++++++++
.../arch/arm64/arm/cortex-a510/pmu.json | 8 +
.../arch/arm64/arm/cortex-a510/trace.json | 32 +++
.../arch/arm64/arm/cortex-a55/branch.json | 59 +++++
.../arch/arm64/arm/cortex-a55/bus.json | 17 ++
.../arch/arm64/arm/cortex-a55/cache.json | 188 ++++++++++++++
.../arch/arm64/arm/cortex-a55/exception.json | 20 ++
.../arm64/arm/cortex-a55/instruction.json | 65 +++++
.../arch/arm64/arm/cortex-a55/memory.json | 17 ++
.../arch/arm64/arm/cortex-a55/pipeline.json | 80 ++++++
.../arch/arm64/arm/cortex-a65/branch.json | 17 ++
.../arch/arm64/arm/cortex-a65/bus.json | 17 ++
.../arch/arm64/arm/cortex-a65/cache.json | 236 ++++++++++++++++++
.../arch/arm64/arm/cortex-a65/dpu.json | 32 +++
.../arch/arm64/arm/cortex-a65/exception.json | 14 ++
.../arch/arm64/arm/cortex-a65/ifu.json | 122 +++++++++
.../arm64/arm/cortex-a65/instruction.json | 71 ++++++
.../arch/arm64/arm/cortex-a65/memory.json | 35 +++
.../arch/arm64/arm/cortex-a65/pipeline.json | 8 +
.../arch/arm64/arm/cortex-a710/branch.json | 17 ++
.../arch/arm64/arm/cortex-a710/bus.json | 20 ++
.../arch/arm64/arm/cortex-a710/cache.json | 155 ++++++++++++
.../arch/arm64/arm/cortex-a710/exception.json | 47 ++++
.../arm64/arm/cortex-a710/instruction.json | 134 ++++++++++
.../arch/arm64/arm/cortex-a710/memory.json | 41 +++
.../arch/arm64/arm/cortex-a710/pipeline.json | 23 ++
.../arch/arm64/arm/cortex-a710/trace.json | 29 +++
.../arch/arm64/arm/cortex-a73/branch.json | 11 +
.../arch/arm64/arm/cortex-a73/bus.json | 23 ++
.../arch/arm64/arm/cortex-a73/cache.json | 107 ++++++++
.../arch/arm64/arm/cortex-a73/etm.json | 14 ++
.../arch/arm64/arm/cortex-a73/exception.json | 14 ++
.../arm64/arm/cortex-a73/instruction.json | 65 +++++
.../arch/arm64/arm/cortex-a73/memory.json | 14 ++
.../arch/arm64/arm/cortex-a73/mmu.json | 44 ++++
.../arch/arm64/arm/cortex-a73/pipeline.json | 38 +++
.../arch/arm64/arm/cortex-a75/branch.json | 11 +
.../arch/arm64/arm/cortex-a75/bus.json | 17 ++
.../arch/arm64/arm/cortex-a75/cache.json | 164 ++++++++++++
.../arch/arm64/arm/cortex-a75/etm.json | 14 ++
.../arch/arm64/arm/cortex-a75/exception.json | 17 ++
.../arm64/arm/cortex-a75/instruction.json | 74 ++++++
.../arch/arm64/arm/cortex-a75/memory.json | 17 ++
.../arch/arm64/arm/cortex-a75/mmu.json | 44 ++++
.../arch/arm64/arm/cortex-a75/pipeline.json | 44 ++++
.../arch/arm64/arm/cortex-a77/branch.json | 17 ++
.../arch/arm64/arm/cortex-a77/bus.json | 17 ++
.../arch/arm64/arm/cortex-a77/cache.json | 143 +++++++++++
.../arch/arm64/arm/cortex-a77/exception.json | 47 ++++
.../arm64/arm/cortex-a77/instruction.json | 77 ++++++
.../arch/arm64/arm/cortex-a77/memory.json | 23 ++
.../arch/arm64/arm/cortex-a77/pipeline.json | 8 +
.../arch/arm64/arm/cortex-a78/branch.json | 17 ++
.../arch/arm64/arm/cortex-a78/bus.json | 20 ++
.../arch/arm64/arm/cortex-a78/cache.json | 155 ++++++++++++
.../arch/arm64/arm/cortex-a78/exception.json | 47 ++++
.../arm64/arm/cortex-a78/instruction.json | 80 ++++++
.../arch/arm64/arm/cortex-a78/memory.json | 23 ++
.../arch/arm64/arm/cortex-a78/pipeline.json | 23 ++
.../arch/arm64/arm/cortex-x1/branch.json | 17 ++
.../arch/arm64/arm/cortex-x1/bus.json | 20 ++
.../arch/arm64/arm/cortex-x1/cache.json | 155 ++++++++++++
.../arch/arm64/arm/cortex-x1/exception.json | 47 ++++
.../arch/arm64/arm/cortex-x1/instruction.json | 80 ++++++
.../arch/arm64/arm/cortex-x1/memory.json | 23 ++
.../arch/arm64/arm/cortex-x1/pipeline.json | 23 ++
.../arch/arm64/arm/cortex-x2/branch.json | 17 ++
.../arch/arm64/arm/cortex-x2/bus.json | 20 ++
.../arch/arm64/arm/cortex-x2/cache.json | 155 ++++++++++++
.../arch/arm64/arm/cortex-x2/exception.json | 47 ++++
.../arch/arm64/arm/cortex-x2/instruction.json | 134 ++++++++++
.../arch/arm64/arm/cortex-x2/memory.json | 41 +++
.../arch/arm64/arm/cortex-x2/pipeline.json | 23 ++
.../arch/arm64/arm/cortex-x2/trace.json | 29 +++
.../arch/arm64/arm/neoverse-e1/branch.json | 17 ++
.../arch/arm64/arm/neoverse-e1/bus.json | 17 ++
.../arch/arm64/arm/neoverse-e1/cache.json | 107 ++++++++
.../arch/arm64/arm/neoverse-e1/exception.json | 14 ++
.../arm64/arm/neoverse-e1/instruction.json | 65 +++++
.../arch/arm64/arm/neoverse-e1/memory.json | 23 ++
.../arch/arm64/arm/neoverse-e1/pipeline.json | 8 +
.../arch/arm64/arm/neoverse-e1/spe.json | 14 ++
.../arch/arm64/common-and-microarch.json | 66 +++++
tools/perf/pmu-events/arch/arm64/mapfile.csv | 13 +
102 files changed, 4851 insertions(+)
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a34/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a34/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a34/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a34/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a34/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a34/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a35/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a35/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a35/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a35/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a35/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a35/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/pmu.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a510/trace.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a55/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a55/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a55/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a55/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a55/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a55/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a55/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/dpu.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/ifu.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a65/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a710/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a710/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a710/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a710/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a710/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a710/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a710/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a710/trace.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/etm.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/mmu.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a73/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/etm.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/mmu.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a75/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a77/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a77/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a77/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a77/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a77/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a77/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a77/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a78/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a78/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a78/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a78/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a78/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a78/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a78/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x1/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x1/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x1/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x1/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x1/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x1/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x1/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x2/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x2/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x2/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x2/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x2/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x2/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x2/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-x2/trace.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/neoverse-e1/branch.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/neoverse-e1/bus.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/neoverse-e1/cache.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/neoverse-e1/exception.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/neoverse-e1/instruction.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/neoverse-e1/memory.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/neoverse-e1/pipeline.json
create mode 100644 tools/perf/pmu-events/arch/arm64/arm/neoverse-e1/spe.json
--
2.25.1
next reply other threads:[~2022-05-20 18:15 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-20 18:14 Nick Forrington [this message]
2022-05-20 18:14 ` [PATCH v2 01/13] perf vendors events arm64: Arm Cortex-A34 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 02/13] perf vendors events arm64: Arm Cortex-A35 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 03/13] perf vendors events arm64: Arm Cortex-A55 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 04/13] perf vendors events arm64: Arm Cortex-A510 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 05/13] perf vendors events arm64: Arm Cortex-A65 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 06/13] perf vendors events arm64: Arm Cortex-A73 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 07/13] perf vendors events arm64: Arm Cortex-A75 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 08/13] perf vendors events arm64: Arm Cortex-A77 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 09/13] perf vendors events arm64: Arm Cortex-A78 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 10/13] perf vendors events arm64: Arm Cortex-A710 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 11/13] perf vendors events arm64: Arm Cortex-X1 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 12/13] perf vendors events arm64: Arm Cortex-X2 Nick Forrington
2022-05-20 18:14 ` [PATCH v2 13/13] perf vendors events arm64: Arm Neoverse E1 Nick Forrington
2022-05-23 13:15 ` [PATCH v2 00/13] perf vendors events arm64: Multiple Arm CPUs Arnaldo Carvalho de Melo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220520181455.340344-1-nick.forrington@arm.com \
--to=nick.forrington@arm.com \
--cc=acme@kernel.org \
--cc=ak@linux.intel.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=andrew.kilroy@arm.com \
--cc=james.clark@arm.com \
--cc=john.garry@huawei.com \
--cc=jolsa@kernel.org \
--cc=kjain@linux.ibm.com \
--cc=leo.yan@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mike.leach@linaro.org \
--cc=mingo@redhat.com \
--cc=namhyung@kernel.org \
--cc=peterz@infradead.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).