linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: <Conor.Dooley@microchip.com>
To: <mturquette@baylibre.com>, <sboyd@kernel.org>,
	<robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
	<palmer@dabbelt.com>, <Daire.McNamara@microchip.com>,
	<Hugh.Breslin@microchip.com>
Cc: <paul.walmsley@sifive.com>, <aou@eecs.berkeley.edu>,
	<Claudiu.Beznea@microchip.com>, <linux-clk@vger.kernel.org>,
	<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
	<linux-riscv@lists.infradead.org>
Subject: Re: [PATCH v3 0/5] Add PolarFire SoC Fabric Clock Conditioning Circuitry Support
Date: Tue, 30 Aug 2022 12:28:15 +0000	[thread overview]
Message-ID: <23085a41-eaf5-2f36-17bb-afc6d2a53d66@microchip.com> (raw)
In-Reply-To: <20220830122023.2204485-1-conor.dooley@microchip.com>

On 30/08/2022 13:20, Conor Dooley wrote:
>[PATCH v3 0/5] Add PolarFire SoC Fabric Clock Conditioning Circuitry Support
> 
> Changes since v3:

woops, I forgot to increment the version number!
I will resend.

> - return devm_of_clk_add_hw_provider() directly in probe
> - add a `hw_data.num = num_clks` that got lost along the way somewhere
> - mark all output clocks as CLK_DIVIDER_ONE_BASED
> 
> Changes since v2:
> - Removed the unintentionaly leftover clock-output-names
> - Dropped the riscv/microchip dt-binding update. I am moving it to
>    another series so that another series for the dts, which is likely to
>    be applied first would not depend on this series.
> 
> Changes since v1:
> - Stopped using the dt node name to generate the clk name. Rather than
>    use clock-output-names etc, I just opted to call each PLL after it's
>    individual base address:
>    cccrefclk
>      ccc@38100000_pll0
>        ccc@38100000_pll0_out3
>        ccc@38100000_pll0_out2
>        ccc@38100000_pll0_out1
>        ccc@38100000_pll0_out0
> - dt nodes are now all called "clock-controller"
> 
> Conor Dooley (5):
>    dt-bindings: clk: rename mpfs-clkcfg binding
>    dt-bindings: clk: document PolarFire SoC fabric clocks
>    dt-bindings: clk: add PolarFire SoC fabric clock ids
>    clk: microchip: add PolarFire SoC fabric clock support
>    riscv: dts: microchip: add the mpfs' fabric clock control
> 
>   .../bindings/clock/microchip,mpfs-ccc.yaml    |  80 +++++
>   ...p,mpfs.yaml => microchip,mpfs-clkcfg.yaml} |   2 +-
>   .../dts/microchip/mpfs-icicle-kit-fabric.dtsi |  27 +-
>   .../boot/dts/microchip/mpfs-icicle-kit.dts    |   4 +
>   .../dts/microchip/mpfs-polarberry-fabric.dtsi |   5 +
>   arch/riscv/boot/dts/microchip/mpfs.dtsi       |  34 +-
>   drivers/clk/microchip/Makefile                |   1 +
>   drivers/clk/microchip/clk-mpfs-ccc.c          | 290 ++++++++++++++++++
>   .../dt-bindings/clock/microchip,mpfs-clock.h  |  23 ++
>   9 files changed, 453 insertions(+), 13 deletions(-)
>   create mode 100644 Documentation/devicetree/bindings/clock/microchip,mpfs-ccc.yaml
>   rename Documentation/devicetree/bindings/clock/{microchip,mpfs.yaml => microchip,mpfs-clkcfg.yaml} (96%)
>   create mode 100644 drivers/clk/microchip/clk-mpfs-ccc.c
> 
> 
> base-commit: b90cb1053190353cc30f0fef0ef1f378ccc063c5


  parent reply	other threads:[~2022-08-30 12:28 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-08-30 12:20 [PATCH v3 0/5] Add PolarFire SoC Fabric Clock Conditioning Circuitry Support Conor Dooley
2022-08-30 12:20 ` [PATCH v3 1/5] dt-bindings: clk: rename mpfs-clkcfg binding Conor Dooley
2022-08-30 12:20 ` [PATCH v3 2/5] dt-bindings: clk: document PolarFire SoC fabric clocks Conor Dooley
2022-08-30 12:20 ` [PATCH v3 3/5] dt-bindings: clk: add PolarFire SoC fabric clock ids Conor Dooley
2022-08-30 12:20 ` [PATCH v3 4/5] clk: microchip: add PolarFire SoC fabric clock support Conor Dooley
2022-08-30 12:20 ` [PATCH v3 5/5] riscv: dts: microchip: add the mpfs' fabric clock control Conor Dooley
2022-08-30 12:28 ` Conor.Dooley [this message]
  -- strict thread matches above, loose matches on Subject: below --
2022-08-24  9:33 [PATCH v3 0/5] Add PolarFire SoC Fabric Clock Conditioning Circuitry Support Conor Dooley

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=23085a41-eaf5-2f36-17bb-afc6d2a53d66@microchip.com \
    --to=conor.dooley@microchip.com \
    --cc=Claudiu.Beznea@microchip.com \
    --cc=Daire.McNamara@microchip.com \
    --cc=Hugh.Breslin@microchip.com \
    --cc=aou@eecs.berkeley.edu \
    --cc=devicetree@vger.kernel.org \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=mturquette@baylibre.com \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=robh+dt@kernel.org \
    --cc=sboyd@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).