From: Robin Murphy <robin.murphy@arm.com>
To: John Garry <john.garry@huawei.com>,
acme@kernel.org, will@kernel.org, mark.rutland@arm.com,
jolsa@redhat.com, irogers@google.com, leo.yan@linaro.org,
peterz@infradead.org, mingo@redhat.com,
alexander.shishkin@linux.intel.com, namhyung@kernel.org,
mathieu.poirier@linaro.org
Cc: linux-kernel@vger.kernel.org, qiangqing.zhang@nxp.com,
linuxarm@huawei.com, zhangshaokun@hisilicon.com,
james.clark@arm.com, linux-arm-kernel@lists.infradead.org,
linux-imx@nxp.com
Subject: Re: [PATCH RFC v4 06/13] perf vendor events arm64: Add hip09 SMMUv3 PMCG events
Date: Wed, 14 Oct 2020 19:06:43 +0100 [thread overview]
Message-ID: <3929fa83-36e0-b739-ac18-331d96cd25a1@arm.com> (raw)
In-Reply-To: <1602152121-240367-7-git-send-email-john.garry@huawei.com>
On 2020-10-08 11:15, John Garry wrote:
> Add the SMMUv3 PMCG (Performance Monitor Event Group) events for hip09
> platform.
>
> This contains a mix of architected and IMP def events
>
> Signed-off-by: John Garry <john.garry@huawei.com>
> ---
> .../hisilicon/hip09/sys/smmu-v3-pmcg.json | 42 +++++++++++++++++++
> 1 file changed, 42 insertions(+)
> create mode 100644 tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/smmu-v3-pmcg.json
>
> diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/smmu-v3-pmcg.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/smmu-v3-pmcg.json
> new file mode 100644
> index 000000000000..8abafbb2dcb4
> --- /dev/null
> +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/smmu-v3-pmcg.json
> @@ -0,0 +1,42 @@
> +[
> + {
> + "ArchStdEvent": "smmuv3_pmcg.CYCLES"
> + "Compat": "0x00030736"
> + },
> + {
> + "ArchStdEvent": "smmuv3_pmcg.TRANSACTION"
> + "Compat": "0x00030736"
> + },
> + {
> + "ArchStdEvent": "smmuv3_pmcg.TLB_MISS"
> + "Compat": "0x00030736"
> + },
> + {
> + "ArchStdEvent": "smmuv3_pmcg.CONFIG_CACHE_MISS"
> + "Compat": "0x00030736"
> + },
> + {
> + "ArchStdEvent": "smmuv3_pmcg.TRANS_TABLE_WALK_ACCESS"
> + "Compat": "0x00030736"
> + },
> + {
> + "ArchStdEvent": "smmuv3_pmcg.CONFIG_STRUCT_ACCESS"
> + "Compat": "0x00030736"
> + },
> + {
> + "ArchStdEvent": "smmuv3_pmcg.PCIE_ATS_TRANS_RQ"
> + "Compat": "0x00030736"
> + },
> + {
> + "ArchStdEvent": "smmuv3_pmcg.PCIE_ATS_TRANS_PASSED"
> + "Compat": "0x00030736"
> + },
> + {
> + "EventCode": "0x8a",
> + "EventName": "smmuv3_pmcg.L1_TLB",
> + "BriefDescription": "SMMUv3 PMCG L1 TABLE transation",
> + "PublicDescription": "SMMUv3 PMCG L1 TABLE transation",
Those typos are either missing "c"s or "l"s, but with SMMU it's never
clear which ;)
Robin.
> + "Unit": "smmuv3_pmcg",
> + "Compat": "0x00030736"
> + },
> +]
>
next prev parent reply other threads:[~2020-10-14 18:06 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-08 10:15 [PATCH RFC v4 00/13] perf pmu-events: Support event aliasing for system PMUs John Garry
2020-10-08 10:15 ` [PATCH RFC v4 01/13] perf jevents: Add support for an extra directory level John Garry
2020-10-08 10:15 ` [PATCH RFC v4 02/13] perf jevents: Add support for system events tables John Garry
2020-10-08 10:15 ` [PATCH RFC v4 03/13] perf pmu: Add pmu_id() John Garry
2020-10-08 10:15 ` [PATCH RFC v4 04/13] perf pmu: Add pmu_add_sys_aliases() John Garry
2020-10-08 10:15 ` [PATCH RFC v4 05/13] perf vendor events arm64: Add Architected events smmuv3-pmcg.json John Garry
2020-10-08 10:15 ` [PATCH RFC v4 06/13] perf vendor events arm64: Add hip09 SMMUv3 PMCG events John Garry
2020-10-14 18:06 ` Robin Murphy [this message]
2020-10-15 7:47 ` John Garry
2020-10-08 10:15 ` [PATCH RFC v4 07/13] perf vendor events arm64: Add hip09 uncore events John Garry
2020-10-08 10:15 ` [PATCH RFC v4 08/13] perf metricgroup: Fix uncore metric expressions John Garry
2020-10-08 10:15 ` [PATCH RFC v4 09/13] perf metricgroup: Hack a fix for aliases when covering multiple PMUs John Garry
2020-10-18 8:50 ` [perf metricgroup] fcc9c5243c: perf-sanity-tests.Parse_and_process_metrics.fail kernel test robot
2020-10-18 23:30 ` Ian Rogers
2020-10-19 1:52 ` Andi Kleen
2020-10-19 8:02 ` Jin, Yao
2020-10-19 9:48 ` John Garry
2020-10-19 11:49 ` Jin, Yao
2020-10-19 16:20 ` Ian Rogers
2020-10-19 17:04 ` John Garry
2020-10-20 8:56 ` kajoljain
2020-10-20 16:53 ` Ian Rogers
2020-11-03 14:43 ` John Garry
2020-11-03 16:05 ` Ian Rogers
2020-11-03 16:54 ` John Garry
2020-11-04 4:58 ` kajoljain
2020-10-08 10:15 ` [PATCH RFC v4 10/13] perf metricgroup: Split up metricgroup__print() John Garry
2020-10-08 10:15 ` [PATCH RFC v4 11/13] perf metricgroup: Support printing metric groups for system PMUs John Garry
2020-10-08 10:15 ` [PATCH RFC v4 12/13] perf metricgroup: Support adding metrics " John Garry
2020-10-08 10:15 ` [PATCH RFC v4 13/13] perf vendor events: Add JSON metrics for imx8mm DDR Perf John Garry
2020-10-12 10:03 ` Joakim Zhang
2020-10-12 10:34 ` John Garry
2020-10-08 11:27 ` [PATCH RFC v4 00/13] perf pmu-events: Support event aliasing for system PMUs kajoljain
2020-10-08 11:49 ` John Garry
2020-10-14 11:16 ` Jiri Olsa
2020-10-14 17:41 ` John Garry
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3929fa83-36e0-b739-ac18-331d96cd25a1@arm.com \
--to=robin.murphy@arm.com \
--cc=acme@kernel.org \
--cc=alexander.shishkin@linux.intel.com \
--cc=irogers@google.com \
--cc=james.clark@arm.com \
--cc=john.garry@huawei.com \
--cc=jolsa@redhat.com \
--cc=leo.yan@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linuxarm@huawei.com \
--cc=mark.rutland@arm.com \
--cc=mathieu.poirier@linaro.org \
--cc=mingo@redhat.com \
--cc=namhyung@kernel.org \
--cc=peterz@infradead.org \
--cc=qiangqing.zhang@nxp.com \
--cc=will@kernel.org \
--cc=zhangshaokun@hisilicon.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).