From: Taniya Das <tdas@codeaurora.org>
To: Stephen Boyd <sboyd@kernel.org>,
Michael Turquette <mturquette@baylibre.com>
Cc: Andy Gross <andy.gross@linaro.org>,
David Brown <david.brown@linaro.org>,
Rajendra Nayak <rnayak@codeaurora.org>,
Amit Nischal <anischal@codeaurora.org>,
linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org,
robh@kernel.org
Subject: Re: [PATCH v3 1/2] dt-bindings: clock: Introduce QCOM LPASS clock bindings
Date: Wed, 5 Sep 2018 23:56:36 +0530 [thread overview]
Message-ID: <47adf305-f649-dca6-e45e-51c7b418d418@codeaurora.org> (raw)
In-Reply-To: <153540448713.129321.8622050618939041593@swboyd.mtv.corp.google.com>
Hello Stephen,
Thanks for the review comments.
On 8/28/2018 2:44 AM, Stephen Boyd wrote:
> Quoting Taniya Das (2018-08-03 05:21:13)
>> Add device tree bindings for Low Power Audio subsystem clock controller for
>> Qualcomm Technology Inc's SDM845 SoCs.
>>
>> Signed-off-by: Taniya Das <tdas@codeaurora.org>
>> ---
>> .../devicetree/bindings/clock/qcom,gcc.txt | 2 ++
>> .../devicetree/bindings/clock/qcom,lpasscc.txt | 33 ++++++++++++++++++++++
>> include/dt-bindings/clock/qcom,gcc-sdm845.h | 2 ++
>> include/dt-bindings/clock/qcom,lpass-sdm845.h | 16 +++++++++++
>> 4 files changed, 53 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
>> create mode 100644 include/dt-bindings/clock/qcom,lpass-sdm845.h
>>
>> diff --git a/Documentation/devicetree/bindings/clock/qcom,gcc.txt b/Documentation/devicetree/bindings/clock/qcom,gcc.txt
>> index 664ea1f..e452abc 100644
>> --- a/Documentation/devicetree/bindings/clock/qcom,gcc.txt
>> +++ b/Documentation/devicetree/bindings/clock/qcom,gcc.txt
>> @@ -32,6 +32,8 @@ be part of GCC and hence the TSENS properties can also be
>> part of the GCC/clock-controller node.
>> For more details on the TSENS properties please refer
>> Documentation/devicetree/bindings/thermal/qcom-tsens.txt
>> +- qcom,lpass-protected : Indicate GCC to be able to access the
>> + lpass gcc clock branches.
>
> This doesn't parse well for me. Maybe something like:
>
> 'Indicate that the LPASS clock branches within GCC are unusable due to
> firmware access control restrictions'?
>
Sure, will update in the next series.
>>
>> Example:
>> clock-controller@900000 {
>> diff --git a/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt b/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
>> new file mode 100644
>> index 0000000..062e413
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
>> @@ -0,0 +1,33 @@
>> +Qualcomm LPASS Clock Controller Binding
>> +-----------------------------------------------
>> +
>> +Required properties :
>> +- compatible : shall contain "qcom,sdm845-lpasscc"
>> +- #clock-cells : from common clock binding, shall contain 1.
>> +- reg : shall contain base register address and size,
>> + in the order
>> + Index-0 maps to LPASS_CC register region
>> + Index-1 maps to LPASS_QDSP6SS register region
>> +- qcom,lpass-protected : Boolean property to indicate to GCC clock controller
>> + for the lpass GCC clocks.
>
> Why is this here?
>
Yes, I kept it to make sure it is marked in GCC clock driver too. May be
should remove it.
>> +
>> +Optional properties :
>> +- reg-names : register names of LPASS domain
>> + "lpass_cc", "lpass_qdsp6ss".
>> +
>> +Example:
>> +
>> +The below node has to be defined in the cases where the LPASS peripheral loader
>> +would bring the subsystem out of reset.
>> +
>> + lpasscc: clock-controller {
>> + compatible = "qcom,sdm845-lpasscc";
>> + reg = <0x17014000 0x1f004>, <0x17300000 0x200>;
>> + reg-names = "lpass_cc", "lpass_qdsp6ss";
>> + #clock-cells = <1>;
>> + };
>> +
>> + gcc: clock-controller@100000 {
>> + compatible = "qcom,gcc-sdm845";
>> + qcom,lpass-protected;
>> + };
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation.
--
next prev parent reply other threads:[~2018-09-05 18:26 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-08-03 12:21 [PATCH v3 0/2] Add support for LPASS clock controller for SDM845 Taniya Das
2018-08-03 12:21 ` [PATCH v3 1/2] dt-bindings: clock: Introduce QCOM LPASS clock bindings Taniya Das
2018-08-27 21:14 ` Stephen Boyd
2018-09-05 18:26 ` Taniya Das [this message]
2018-09-06 1:53 ` Stephen Boyd
2018-08-03 12:21 ` [PATCH v3 2/2] clk: qcom: Add lpass clock controller driver for SDM845 Taniya Das
2018-08-27 21:11 ` Stephen Boyd
2018-09-05 18:26 ` Taniya Das
2018-09-06 1:51 ` Stephen Boyd
2018-09-06 11:31 ` Taniya Das
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=47adf305-f649-dca6-e45e-51c7b418d418@codeaurora.org \
--to=tdas@codeaurora.org \
--cc=andy.gross@linaro.org \
--cc=anischal@codeaurora.org \
--cc=david.brown@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-soc@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=rnayak@codeaurora.org \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).