From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753230AbeEKOJ6 (ORCPT ); Fri, 11 May 2018 10:09:58 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:7667 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1752592AbeEKOJ5 (ORCPT ); Fri, 11 May 2018 10:09:57 -0400 Subject: Re: [PATCH v3 2/2] arm64: dts: hi3660: Add pcie msi interrupt attribute To: Yao Chen , , , , , , , , , , , , References: <1526030149-23985-1-git-send-email-chenyao11@huawei.com> <1526030149-23985-3-git-send-email-chenyao11@huawei.com> CC: , , , , From: Wei Xu Message-ID: <5AF5A411.4010507@hisilicon.com> Date: Fri, 11 May 2018 15:09:21 +0100 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:38.0) Gecko/20100101 Thunderbird/38.6.0 MIME-Version: 1.0 In-Reply-To: <1526030149-23985-3-git-send-email-chenyao11@huawei.com> Content-Type: text/plain; charset="windows-1252" Content-Transfer-Encoding: 7bit X-Originating-IP: [10.202.226.45] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Yao, On 2018/5/11 10:15, Yao Chen wrote: > Add pcie msi interrupt attribute for hi3660 SOC. > > Signed-off-by: Yao Chen Applied patch 2 into the hisilicon dt tree. Thanks! BR, Wei > --- > arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > index ec3eb8e..2cef8f4 100644 > --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > @@ -872,6 +872,8 @@ > 0x0 0x02000000>; > num-lanes = <1>; > #interrupt-cells = <1>; > + interrupts = <0 283 4>; > + interrupt-names = "msi"; > interrupt-map-mask = <0xf800 0 0 7>; > interrupt-map = <0x0 0 0 1 > &gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>, >